# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Sequencing and  ${}^2C$ 

8-Output Regulator with

- Triple <sup>2</sup>**C** Adjustable High Efficiency Step-Down DC/ **DC Converters: 1.6A, 1A/1.2A, 1A/1.2A**
- High Efficiency 1.2A Buck-Boost DC/DC Converter
- Triple 250mA LDO Regulators
- <sup>n</sup> **Pushbutton ON/OFF Control with System Reset**
- <sup>n</sup> **Flexible Pin-Strap Sequencing Operation**
- <sup>12</sup>C and Independent Enable Control Pins
- Power Good and Reset Outputs
- Dynamic Voltage Scaling and Slew Rate Control
- Selectable 2.25MHz or 1.12MHz Switching Frequency
- Always-Alive 25mA LDO Regulator
- 8µA Standby Current
- 40-Pin 6mm  $\times$  6mm  $\times$  0.75mm QFN

### **APPLICATIONS**

- $\blacksquare$  Handheld Instruments and Scanners
- $\blacksquare$  Portable Industrial Devices
- Automotive Infotainment
- $\blacksquare$  Medical Devices
- High End Consumer Devices
- **n** Multirail Systems
- Supports Freescale i.MX53/51, Marvell PXA and

### FEATURES DESCRIPTION

The LTC®3589 is a complete power management solution for ARM and ARM-based processors and advanced portable microprocessor systems. The device contains three step-down DC/DC converters for core, memory and SoC rails, a buck-boost regulator for I/O at 1.8V to 5V and three 250mA LDO regulators for low noise analog supplies. An I2C serial port is used to control enables, output voltage levels, dynamic voltage scaling, operating modes and status reporting. Differences between the LTC3589, LTC3589-1, and LTC3589-2 are summarized in Table 1.

Regulator start-up is sequenced by connecting outputs to enable pins in the desired order or programmed via the I <sup>2</sup>C port. System power-on, power-off, and reset functions are controlled by pushbutton interface, pin inputs, or  ${}^{12}C$ interface.

The LTC3589 supports i.MX53/51, PXA and OMAP processors with eight independent rails at appropriate power levels. Other features include interface signals such as the VSTB pin that simultaneously toggle up to four rails between programmed run and standby output voltages. The device is available in a low profile 40-pin 6mm  $\times$  6mm exposed pad QFN package.

Other Application Processors **LAT, LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks** of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### TYPICAL APPLICATION



#### **Start-Up Sequence**



### LTC3589/LTC3589-1/ LTC3589-2

### **TABLE OF CONTENTS**





### ABSOLUTE MAXIMUM RATINGS **(Notes 1, 3)**

 $V_{IN}$ , DV<sub>DD</sub>, SW1, SW2, SW3, SW4AB, SW4CD .... -0.3V to 6V SW1, SW2, SW3, SW4AB, SW4CD (Transients < 1µs, Duty Cycle < 5%) ............... –2V to 7V PV<sub>IN1</sub>, PV<sub>IN2</sub>, PV<sub>IN3</sub>, PV<sub>IN4</sub>................–0.3V to V<sub>IN</sub> + 0.3V VIN\_LDO2 , VIN\_LDO34 ......................... –0.3V to VIN + 0.3V LDO1\_STBY, LDO1\_FB, BUCK1\_FB, BUCK2\_FB, BUCK3\_FB, BB\_FB, BB\_OUT, LDO2, LDO2\_FB, LDO3,



### PIN CONFIGURATION



### ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/





junction temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>IN</sub> = PV<sub>IN1</sub> = PV<sub>IN2</sub> = PV<sub>IN3</sub> = PV<sub>IN4</sub> = V<sub>IN\_LDO2</sub> = V<sub>IN\_LDO34</sub> **= DVDD = 3.8V. All regulators disabled unless otherwise noted.**







junction temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>IN</sub> = PV<sub>IN1</sub> = PV<sub>IN2</sub> = PV<sub>IN3</sub> = PV<sub>IN4</sub> = V<sub>IN\_LDO2</sub> = V<sub>IN\_LDO34</sub> **= DVDD = 3.8V. All regulators disabled unless otherwise noted.**



junction temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>IN</sub> = PV<sub>IN1</sub> = PV<sub>IN2</sub> = PV<sub>IN3</sub> = PV<sub>IN4</sub> = V<sub>IN\_LDO2</sub> = V<sub>IN\_LDO34</sub> **= DVDD = 3.8V. All regulators disabled unless otherwise noted.**





**THEAR** 

junction temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>IN</sub> = PV<sub>IN1</sub> = PV<sub>IN2</sub> = PV<sub>IN3</sub> = PV<sub>IN4</sub> = V<sub>IN\_LDO2</sub> = V<sub>IN\_LDO34</sub> **= DVDD = 3.8V. All regulators disabled unless otherwise noted.**





### ELECTRICAL CHARACTERISTICS

The  $\bullet$  denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$  (Note 2).  $V_{IN} = PV_{IN1} = PV_{IN2} = PV_{IN3} = PV_{IN4} = V_{IN\_LD02} = V_{IN\_LD034}$  $= DV_{DD} = 3.8V$ . All regulators disabled unless otherwise noted.



**Note 1:** Stresses beyond those listed Under Absolute Maximum ratings may cause permanent damage to the device. Exposure to any Absolute Maximum rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3589 are tested under pulsed load conditions such that T $_{\textrm{J}}$   $\approx$  T<sub>A</sub>. The LTC3589E are guaranteed to meet specifications from 0°C to 85°C junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3589I are guaranteed over the –40°C to 125°C operating junction temperature range and the LTC3589H are guaranteed over the full –40°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than 125 $^{\circ}$ C. The junction temperature (T<sub>J</sub> in  $\degree$ C) is calculated from the ambient temperature ( $T_A$  in  $\degree$ C) and power dissipation (PD, in Watts) according to the formula:

T<sub>J</sub> = T<sub>A</sub> + (PD  $\bullet$   $\theta$ <sub>JA</sub>), where the package junction to ambient thermal impedance  $θ_{JA} = 33°C/W$ .

Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

**Note 3:** The LTC3589 include overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating temperature may impair device reliability.

**Note 4:** Dropout voltage is defined as  $(V_{1N} - V_{LDO})$  for LDO1 or (V<sub>IN</sub> L<sub>DO</sub> – V<sub>LDO</sub>) for other LDOs when V<sub>LDO</sub> is 3% lower than V<sub>LDO</sub> measured with  $V_{IN} = V_{IN\_LDO} = 4.3V$ .

**Note 5:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.

**Note 6:** Soft-start measured in test mode with regulator error amplifier in unity gain mode.



### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 3.8V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.





**Step-Down Switching Regulator IVIN vs VIN**



**Step-Down Switching Regulator IVIN vs VIN**



**Input Supply Current** 



**Buck-Boost I<sub>VIN</sub> vs V<sub>IN</sub>** 



**Oscillator Frequency** 













10

### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 3.8V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.





### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 3.8V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.





#### **Step-Down Switching Regulator 1 Load Step**



**Step-Down Switching Regulator 1 Load Step**



**Buck-Boost Switching Regulator 1 Load Step**



**Maximum Buck-Boost Load Current vs V<sub>IN</sub>** 







**LDO1 Short-Circuit Current vs Temperature**





### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 3.8V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.



LOAD CAPACITANCE = 1µF

LOAD CAPACITANCE = 1µF

12



### PIN FUNCTIONS

**V<sub>IN LDO2</sub>** (Pin 1): Power Input for LDO2. This pin should be bypassed to ground with a 1µF or greater ceramic capacitor.

**LDO2 (Pin 2):** Output Voltage of LDO2. Nominal output voltage is set with a resistor feedback divider that servos to an I<sup>2</sup>C register controlled DAC reference. This pin must be bypassed to ground with a 1µF or greater ceramic capacitor.

**LDO3 (Pin 3):** Output Voltage of LDO3. Nominal output voltage is fixed at 1.8V or 2.8V (LTC3589-1/LTC3589-2). This pin must be bypassed to ground with a 1µF or greater ceramic capacitor.

**LDO4 (Pin 4):** Output Voltage of LDO4. Output voltage is selected via the  $1<sup>2</sup>C$  port. This pin must be bypassed to ground with a 1µF or greater ceramic capacitor.

**V<sub>IN LDO34</sub>** (Pin 5): Power Input for LDO3 and LDO4. This pin should be bypassed to ground with a 1µF or greater ceramic capacitor.

**PV<sub>IN1</sub>** (Pin 6): Power Input for Step-Down Switching Regulator 1. Tie this pin to  $V_{IN}$  supply. This pin should be bypassed to ground with a 4.7µF or greater ceramic capacitor.

**SW1 (Pin 7):** Switch Pin for Step-Down Switching Regulator 1. Connect one side of step-down switching regulator 1 inductor to this pin.

**RSTO (Pin 8):** Reset Output. Open-drain output pulls low when the always-on regulator LDO1 is below regulation and during a hard reset initiated by a pushbutton input.

**EN\_LDO2 (Pin 9):** Enable LDO2 Logic Input. Active high input to enable LDO2. A weak pull-down forces EN\_LDO2 low when left floating.

**EN1 (Pin 10):** Enable Step-Down Switching Regulator 1. Active high input to enable step-down switching regulator 1. A weak pull-down forces EN1 low when left floating.

**EN2 (Pin 11):** Enable Step-Down Switching Regulator 2. Active high input to enable step-down switching regulator 2. A weak pull-down forces EN2 low when left floating.

**SW4AB (Pin 12):** Switch Pin for Buck-Boost Switching Regulator 4. Connected to the buck-boost internal power switches A and B. Connect an inductor between this pin and SW4CD (Pin 19).

**EN3 (Pin 13):** Enable Step-Down Switching Regulator 3. Active high input to enable step-down switching regulator 3. A weak pull-down forces EN3 low when left floating.

**EN4 (Pin 14):** Enable Buck-Boost Switching Regulator 4. Active high input to enable buck-boost switching regulator 4. A weak pull-down forces EN4 low when left floating.

**PV<sub>IN4</sub>** (Pin 15): Power Input for Switching Regulator 4. Tie this pin to  $V_{IN}$  supply. This pin should be bypassed to ground with a 4.7µF or greater ceramic capacitor.

**BB\_OUT (Pin 16):** Output Voltage of Buck-Boost Switching Regulator 4. This pin must be bypassed to ground with a 22µF or greater ceramic capacitor.

**IRQ (Pin 17):** Interrupt Request Output. Open-drain driver is pulled low for power good, undervoltage, and overtemperature warning and fault conditions. Clear IRQ by writing to the I<sup>2</sup>C CLIRQ command register.

**EN\_LDO34 (Pin 18):** LTC3589 Enable LDO3 and LDO4 Logic Input. Active high to enable LDO3 and LDO4. Disable LDO4 via  $1^2C$  software commands using  $1^2C$  command registers OVEN or L2DTV2. A weak pull-down forces EN LDO34 low when left floating.

**EN\_LDO3 (Pin 18):** LTC3589-1/LTC3589-2 Enable LDO3 Logic Input. Active high to enable LDO3. A weak pull-down forces EN\_LDO3 low when left floating.

**SW4CD (Pin 19):** Switch Pin for Buck-Boost Switching Regulator 4. Connected to the buck-boost internal power switches C and D. Connect an inductor between this node and SW4AB (Pin 12).

**PWR\_ON (Pin 20):** External Power-On. Handshaking pin to acknowledge successful power-on sequence. PWR\_ON must be driven high within five seconds of WAKE going high to keep power on. It can be used to activate the WAKE output by driving high. Drive low to shut down WAKE.

3589f

### PIN FUNCTIONS

**ON (Pin 21):** Pushbutton Input. A weak internal pullup forces  $\overline{ON}$  high when left floating. A normally open pushbutton is connected from  $\overline{ON}$  to ground to force a low state on this pin.

**PBSTAT (Pin 22):** Pushbutton Status. Open-drain output to be used for processor interrupts. PBSTAT mirrors the status of ON pushbutton pin. PBSTAT is delayed 50ms from ON pin for debounce.

**WAKE (Pin 23):** System Wake Up. Open-drain driver output releases high when signaled by pushbutton activation or PWR\_ON input. It may be used to initiate a pin-strapped power-up sequence by connecting to a regulator enable pin.

**PVIN2 (Pin 24):** Power Input for Step-Down Switching Regulator 2. Tie this pin to  $V_{IN}$  supply. This pin should be bypassed to ground with a 4.7µF or greater ceramic capacitor.

**SW2 (Pin 25):** Switch Pin for Step-Down Switching Regulator 2. Connect one side of step-down switching regulator 2 inductor to this pin.

**SW3 (Pin 26):** Switch Pin for Step-Down Switching Regulator 3. Connect one side of step-down switching regulator 3 inductor to this pin.

**PVIN3 (Pin 27):** Power Input for Step-Down Switching Regulator 3. Tie this pin to the  $V_{IN}$  supply. This pin should be bypassed to ground with a 4.7µF or greater ceramic capacitor.

**VSTB (Pin 28):** Voltage Standby. When VSTB is low, DAC reference registers are selected by bit values in command register VCCR. When VSTB is high, the DAC registers are forced xxDVT2 registers. Tie VSTB to ground if unused.

**PGOOD (Pin 29):** Power Good Output. Open-drain output pulls down when any regulator falls below power good threshold and during regulator dynamic voltage slew unless disabled in  $1^2C$  register. Pulls down when all regulators are disabled.

**SCL (Pin 30):** Clock Input Pin for the I<sup>2</sup>C Serial Port. The  $1<sup>2</sup>C$  logic levels are scaled with respect to DV<sub>DD</sub>.

**SDA (Pin 31):** Data Input Pin for the I<sup>2</sup>C Serial Port. The  $I^2C$  logic levels are scaled with respect to DV<sub>DD</sub>.

**DV<sub>DD</sub>** (Pin 32): Supply Voltage for I<sup>2</sup>C Serial Port. This pin sets the logic reference level of SCL and SDA I2C pins.  $DV_{DD}$  resets  $I^2C$  registers to power on state when driven to  $<$ 1V. SCL and SDA logic levels are scaled to DV<sub>DD</sub>. Connect a 0.1µF decoupling capacitor from this pin to ground.

**BUCK2\_FB (Pin 33):** Feedback Input for Step-Down Switching Regulator 2. Set full-scale output voltage using resistor divider connected from the output of step-down switching regulator 2 to this pin to ground.

**BUCK3\_FB (Pin 34):** Feedback Input for Step-Down Switching Regulator 3. Set full-scale output voltage using resistor divider connected from the output of step-down switching regulator 3 to this pin to ground.

**LDO1\_FB (Pin 35):** Feedback Input for LDO1. Set output voltage using a resistor divider connected from LDO1 STDBY to this pin to ground.

**LDO1\_STDBY (Pin 36):** Always-On LDO1 Output. This pin provides an always-on supply voltage useful for light loads such as a watchdog microprocessor or a real-time clock. Connect a 1µF capacitor from LDO1\_STBY to ground.

**VIN (Pin 37):** Supply Voltage Input. This pin should be bypassed to ground with a 1µF or greater ceramic capacitor.

**LDO2\_FB (Pin 38):** Feedback Input for LDO2. Set full-scale output voltage using a resistor divider connected from LDO2\_OUT to this pin to ground.

**BUCK1 FB (Pin 39):** Feedback Input for Step-Down Switching Regulator 1. Set full-scale output voltage using resistor divider connected from the output of step-down switching regulator 1 to this pin to ground.

**BB\_FB (Pin 40):** Feedback Input for Buck-Boost Switching Regulator 4. Set the output voltage using resistor divider connected from BB\_OUT to this pin to ground.

**GND (Exposed Pad Pin 41):** Ground. The Exposed Pad must be connected to a continuous ground plane on the second layer of the printed circuit board by several interconnect vias directly under the LTC3589 for maximum heat transfer.



### BLOCK DIAGRAM



**STARTED BY LINEAR** 

#### **INTRODUCTION**

The LTC3589 is a complete power management solution for portable microprocessors and peripheral devices. It generates a total of eight voltage rails for supplying power to the processor core, SDRAM, system memory, PC cards, always-on real-time clock and HDD functions. Supplying the voltage rails are an always-on low quiescent current 25mA LDO, one 1.6A and two 1A (1.2A for LTC3589-1/LTC3589- 2) step-down regulators, a 1.2A buck-boost regulator, and three 250mA low dropout regulators. Supporting the multiple regulators is a highly configurable poweron sequencing capability, dynamic voltage slewing DAC output voltage control, a pushbutton interface controller, regulator control via an I2C interface, and extensive status and interrupt outputs.

The LTC3589 operates over an input supply range of 2.7V to 5.5V. The input supplies for the 250mA LDO regulators may operate as low as 1.7V to limit power loss at low output voltages.

The always-on LDO1 provides a resistor programmable output voltage as low as 0.8V and is capable of supplying 25mA. With only the always-on LDO active the LTC3589 draws just 8µA (typical). Always-on LDO1 will continue to operate with  $V_{IN}$  levels as low as 2.0V (typical) to maintain memory and RTC function as long as possible.

Each of the 250mA LDO regulators has unique output voltage configurations. LDO3 has a fixed 1.8V (2.8V for LTC3589-1/LTC3589-2) output. LDO4 has four output levels selectable via the  $1<sup>2</sup>C$  interface. Its possible outputs are 1.8V, 2.5V, 2.8V, and 3.3V (1.2V, 1.8V, 2.5V, 3.2V for LTC3589-1/ LTC3589-2). LDO2 has a dynamically slewing DAC set point reference and an external feedback pin to set the output voltage range with a resistive divider. Each LDO draws 50µA (typical) quiescent current.

The LTC3589 includes three internally compensated constant frequency current mode step-down switching regulators two capable of supplying 1A of output current and one capable of supplying 1.6A. The LTC3589-1/ LTC3589-2 step-down regulators can supply 1.2A, 1.2A, and 1.6A. Step-down regulator switching frequencies of 2.25MHz or 1.125MHz are independently selected for each step-down regulator using the  $1<sup>2</sup>C$  command registers.

The power-on default frequency is 2.25MHz. Each of the step-down regulators have dynamically slewing DAC input references and external feedback pins to set output voltage range. The step-down regulators three operating modes, pulse-skipping, burst, or forced continuous, are set using the I<sup>2</sup>C interface. In pulse-skipping mode the regulator will support 100% duty cycle. For best efficiency at low output loads select Burst Mode operation. Forced continuous mode minimizes output voltage ripple at light loads.

The 4-switch buck-boost DC/DC voltage mode converter generates a user-programmable output voltage rail from 1.8V to 5V. Utilizing a proprietary switching algorithm, the buck-boost converter maintains high efficiency and low noise operation with input voltages that are above, below or equal to the required output rail. The buck-boost error amplifier uses a fixed 0.8V reference and the output voltage is set by an external resistor divider. Burst Mode operation is enabled through the  $I^2C$  control registers. No external compensation components are required for the buck-boost converter.

The reference inputs for the three step-down regulators and LDO2 are 5-bit D to A converters with up-down ramping at selectable slew rates. The slew endpoint voltages and select bits are stored in  $1^2C$  registers for each DAC. A select bit in the I<sup>2</sup>C command registers chooses which register to use for each target voltage. Variable reference slew rates from 0.88mV/us to 7mV/us are selectable in the I<sup>2</sup>C register. Each of the four DACs has independent voltage, voltage select, and slew rate control registers.

The LTC3589 is equipped with a pushbutton control circuit that will activate the WAKE output, indicate pushbutton status via the PBSTAT pin, and initiate a hard reset shutdown of the regulators. Grounding the  $\overline{ON}$  pin with the pushbutton for 400ms will force the WAKE pin to release HIGH. The WAKE pin output can be tied to the enable pin of the first regulator in a power-on sequence. Once in the power-on state, subsequent pushes of the button longer than 50ms are mirrored by the PBSTAT output. Holding ON LOW for five seconds disables all the regulators, pulls down the WAKE pin, and pulls down RSTO for one second to indicate to the processor that a hard reset occurred. All regulator enables and pushbutton inputs are inhibited for one second following the hard reset.



The LTC3589 has flexible options for enabling and sequencing the regulator enables. The regulators are enabled using input pins or the <sup>12</sup>C serial port. To define a power-on sequence tie the enable of the first regulator to be powered up to the WAKE pin. Connect the first regulators output to the enable pin of the second regulator, and so on. One or more regulators may be started in any sequence. Each enable pin has a 200µs (typical) delay between the pin and the internal enable of the regulator. When the system controllers are satisfied that power rails are up, the controller must drive PWR\_ON HIGH to keep WAKE active. To ensure correct start-up sequencing, the regulators outputs are monitored by voltage comparators which require each output to discharge below 300mV before re-enabling. A software control command register function is available which sets the regulators to effectively ignore their enable pins but respond to  $1<sup>2</sup>C$  register enables. This function enables software-only control of any combination of pin-strapped regulators and is useful for implementing system power saving modes. Keep-alive mode exempts selected regulators from turning off during normal shutdown. In keep-alive mode, the LTC3589 powers down normally and is ready for the next start-up sequence, but selected regulators are kept on to power memory or other functions during system standby modes.

The LTC3589 will shut down all regulators and pull down the WAKE pin under high temperature,  $V_{IN}$  undervoltage, and extended low regulator output voltage conditions. Status of a hard shutdown is reported by the  $\overline{\text{IRQ}}$  status pin and the IRQSTAT status register.

The I<sup>2</sup>C serial port on the LTC3589 contains 13 command registers for controlling each of the regulators, one readonly register for monitoring each regulators power good status, one read-only register for reading the cause of an IRQ event, and one clear IRQ command register. The LTC3589 <sup>2</sup>C supports random addressing of any register.

#### **LTC3589, LTC3589-1, AND LTC3589-2 FUNCTIONAL COMPARISON**

Table 1. summarizes the functional differences between the LTC3589, LTC3589-1, and LTC3589-2.





Details of the operation of the LTC3589 are found in the following sections.

#### **ALWAYS-ON LDO**

The LTC3589 includes a low quiescent current low dropout regulator that remains powered whenever a valid supply is present on  $V_{\text{IN}}$ . The always-on LDO will remain active until  $V_{IN}$  drops below 2.0V (typical). This is below the 2.5V



undervoltage threshold in effect for the rest of the LTC3589 circuits. The always-on LDO is used to provide power to a standby microcontroller, real-time clock, or other keepalive circuits. The LDO is guaranteed to support a 25mA load. A 1µF low impedance ceramic bypass capacitor from LDO1\_STBY to GND is required for compensation. A power good monitor pulls RSTO LOW for a minimum of 14ms (typical) whenever LDO1\_STBY is 8% below its regulation target. An LDO1\_STBY undervoltage condition is reported in the PGOOD status register. The output voltage of LDO1 is set with a resistor divider connected from LDO1\_STBY to the feedback pin LDO1\_FB, as shown in Figure 1.

$$
V_{LD01\_STBY} = 0.8 \cdot \left(1 + \frac{R1}{R2}\right)(V)
$$

Typical values for R1 are in the range of 40k to 1M.

LDO1 STBY is protected from short-circuits and overloading.



**Figure 1. Always-On LDO Application Circuit**

#### **250mA LDO REGULATORS**

Three LDO regulators on the LTC3589 will each deliver up to 250mA output. The LDO regulators are enabled by pin input or <sup>2</sup>C command register. Pin EN\_LDO2 enables LDO2 and the LTC3589 EN\_LDO34 pin enables LDO3 and LDO4 together. An I<sup>2</sup>C command register bit is available to decouple LDO4 from pin EN\_LDO34 so that LDO4 is under command register control only. The LTC3589-1/LTC3589-2 EN\_LDO3 pin enables LDO3 only. LDO4 is controlled using the  $1^2C$  command registers. All the regulators have current limit protection circuits. Default operation for the LTC3589 is when an LDO regulator is disabled, a 2.5k pull-down resistor is connected to its output.

To help reduce LDO power loss in the system, the regulators have dedicated supply inputs that may be lower than the main V<sub>IN</sub> supply. Connect a low ESR 1µF capacitor to each of the output pins LDO2, LDO3, and LDO4.

#### **LDO Regulator 2**

One of the LTC3589 dynamic slewing DACs serves as the reference input of LDO2. The output range of LDO2 is set using an external resistor divider connected from LDO2 to the feedback pin LDO2\_FB, as shown in Figure 2. Set the output voltage of LDO2 using the following formula:

$$
V_{\text{OUT}} = \left(1 + \frac{R1}{R2}\right) \cdot (0.3625 + \text{L2DTVx} \cdot 0.0125)(V)
$$

L2DTVx is the five bit word contained in the LDO2 dynamic target voltage 1 (L2DTV1) or the LDO2 dynamic target voltage 2 (L2DTV2) command registers. The default value of L2DTVx[4-0] is 11001 to output a reference voltage of 0.675V. LDO2 is enabled by writing bit 4 in the output voltage enable (OVEN) command register to 1 or driving the EN\_LDO2 pin high. Whenever the command is given to slew LDO2 DAC reference to a lower voltage an integrated 2.5k pull-down resistor is connected to LDO2 output.



**Figure 2. LDO2 Application Circuit**



Table 2. Shows the I<sup>2</sup>C command register settings used to control LDO2.



#### **Table 2. LDO 2 Command Register Settings**

\* Denotes Default Power-On Value

#### **LDO Regulator 3**

LDO3 is a fixed 1.8V or 2.8V (LTC3589-1/LTC3589-2) output regulator. LDO3 is enabled by driving pin EN\_LDO34 or EN LD03 high or by writing command register OVEN[5] to 1.

Table 3 shows the  $1<sup>2</sup>C$  command register settings used to control LDO3.

#### **Table 3. LDO 3 Command Register Settings**



\* Denotes Default Power-On Value



#### **LDO Regulator 4**

LDO4 has four output voltage options that are controlled by the contents of command register bits L2DTV2[6] and L2DTV2[5]. When pin EN\_LDO34 is low, LDO3 and LDO4 are controlled by writing to command register bits OVEN[5] and OVEN[6] respectively. By default, the LTC3589 pin EN LDO34 enables and disables LDO3 and LDO4 simultaneously when command register bits OVEN[5] and OVEN[6] are low. When command register bit L2DTV2[7] is high, control of LDO4 is disconnected from pin EN\_LDO34 and controlled by command register bit OVEN[6] regardless of the status of EN\_LDO34. The LTC3589-1/LTC3589-2 pin EN LDO3 enables only LDO3. Control of LDO4 on the LTC3589-1/LTC3589-2 is under  $1<sup>2</sup>C$  control only. Table 4 shows the  $1<sup>2</sup>C$  command register settings that control LDO4.





**Denotes Default Power-On Value** 

**STEP-DOWN SWITCHING REGULATORS**

#### **Output Voltage Programming**

Each of the step-down converters uses a dynamically slewing DAC output for its reference. The full-scale output voltage is set by using a resistor divider connected from the step-down switching regulator output to the feedback pins (B1\_FB, B2\_FB, and B3\_FB), as shown in Figure 3. Set the output voltage of step-down switching regulators using the following formula:

$$
V_{\text{OUT}} = \left(1 + \frac{R1}{R2}\right) \cdot (0.3625 + B \times \text{DTV} \times \cdot 0.0125)(V)
$$

BxDTVx is the decimal value of the five bit binary number in the I2C BxDTV1 or BxDTV2 command registers. BxDTV1 and BxDTV2 default to 11001 to output a reference voltage of 0.675V. Typical values for R1 are in the range of 40k to 1M. The capacitor  $C_{FR}$  cancels the pole created by the feedback resistors and the input capacitance on the FB pin and also helps to improve load step transient response. A value of 10pF is recommended for most applications. Experimentation with capacitor sizes between 10pF and 33pF may yield improved transient response.



**Figure 3. Step-Down Switching Regulator Application Circuit**

#### **Operating Modes**

The step-down switching regulators include three possible operating modes to meet the noise and power needs of a variety of applications.

In pulse-skipping mode, at the start of every cycle, a latch is set that turns on the main P-channel MOSFET switch. During the cycle, a current comparator compares the peak inductor current to the output of an error amplifier. The output of the current comparator resets the latch. At this time the P-channel MOSFET switch turns off and the N-channel MOSFET synchronous rectifier turns on. The N-channel MOSFET synchronous rectifier will turn off when the end of the clock cycle is reached or if the inductor current drops through zero. Using this method of operation, the error amplifier adjusts the peak inductor current to deliver the required output power. All necessary loop compensation is internal to the step-down switching regulator requiring only a single ceramic output capacitor for stability. At light loads in pulse-skipping mode, the inductor current may reach zero on each pulse that will turn off the N-channel MOSFET synchronous rectifier. In this case the switch node (SW1, SW2, or SW3) goes HIGH impedance and the switch node will ring. This is discontinuous operation and is normal behavior for a switching regulator. At very light loads in pulse-skipping mode, the step-down switching regulators will automatically skip pulses as needed to maintain output regulation. At high duty cycle  $(V<sub>OUTX</sub>)$  $V_{IN}/2$ ) it is possible for the inductor current to reverse at light loads causing the step-down switching regulator to operate continuously. When operating continuously, regulation and low noise output voltage are maintained, but input operating current will increase to a few milliamps.

In the forced continuous mode of operation, the inductor current is allowed to be less than zero over the full range of duty cycles. Operating in forced continuous mode is a lower noise option at light loads than pulse-skipping operation but with the drawback of higher  $V_{IN}$  current due to the continuous operation of the MOSFET switch



and rectifier. Since the inductor current is allowed to be negative in forced continuous operation the step-down switching regulator has the ability to sink output current. The LTC3589 automatically forces the step-down switching regulator into forced continuous mode when dynamically slewing the DAC voltage reference down.

When the LTC3589 step-down switching regulators are in Burst Mode operation, they automatically switch between fixed frequency pulse-skipping operation and hysteretic Burst Mode control as a function of the load current. At light loads the step-down switching regulators control the inductor current directly and use a hysteretic control loop to minimize both noise and switching losses. While in Burst Mode operation, the output capacitor is charged to a voltage slightly higher than the regulation point. The step-down switching regulator then goes into a low power sleep mode during which the output capacitor provides the load current. In sleep mode, most of the switching regulator's circuitry is powered off to conserve battery power. When the output voltage drops below the regulation point the regulator's circuitry is powered on and another burst cycle begins. As the load current increases, the time between burst cycles decreases. Above a load current about one-quarter rated output load, the step-down switching regulators will switch to low noise constant-frequency PWM operation.

Set the mode of operation for the step-down switching regulators by using the <sup>2</sup>C command register SCR1. Each of the three regulators has independent mode control.

A step-down switching regulator may enter a dropout condition when its input voltage drops to near its programmed output voltage. For example, a discharging battery voltage of 3.4V dropping to the regulators programmed output voltage of 3.3V. When this happens the duty cycle of the P-channel MOSFET switch is increased until it turns on continuously with 100% duty cycle. In dropout, the regulators output voltage equals the regulators input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor DC resistance.

Table 5, Table 6, and Table 7 show the  $1^2C$  command register settings used to control the step-down switching regulators.





\* Denotes Default Power-On Value

#### **Soft-Start**

Soft-start is accomplished by gradually increasing the input reference voltage on each step-down switching regulator from 0V to the dynamic reference DAC output level at a rate of 0.8V/ms. This allows each output to rise slowly, helping minimize inrush current required to charge up the regulator output capacitor. A soft-start cycle



occurs whenever a regulator is enabled either initially or while powering up following a fault condition. A soft-start cycle is not triggered by a change of operating modes or a dynamic voltage slew. During soft-start the converter is forced to pulse-skipping mode regardless of the settings in the SCR1 command register.



The step-down switching regulators contain new patent pending circuitry to limit the edge rate of the switch nodes SW1, SW2, and SW3. This new circuitry controls the transition of the switch node over a period of a few nanoseconds, significantly reducing radiated EMI and conducted supply noise while maintaining high efficiency.



Since slowing the slew rate of the switch nodes causes efficiency loss, the slew rate of the step-down switching regulators is adjustable using the  $1<sup>2</sup>C$  command register B1DTV1 bits 6 and 7. Optimize efficiency or EMI as necessary with four different slew rate settings. The poweron default is the fastest slew rate, highest efficiency setting.



**Table 7. Step-Down Switching Regulator 3 Command Register Settings**

\* Denotes Default Power-On Value

#### **Operating Frequency**

The switching frequency of each of the LTC3589 stepdown switching regulators may be independently set using  $1<sup>2</sup>C$  command register bits B1DTV2[5], B2DTV2[5] and B3DTV2[5]. The power-on default frequency is 2.25MHz. Writing bit BxDTV2[5] HIGH will reduce the switching frequency to 1.125MHz. Selection of the operating



\* Denotes Default Power-On Value

**Switching EMI Control**

frequency is determined by desired efficiency, component size and converter duty cycle.

Operation at lower frequency improves efficiency by reducing internal gate charge and switching losses but requires larger inductance and capacitance values for comparable output ripple voltage. The lowest duty cycle of the step-down switching regulator is determined by the converters minimum on-time. Minimum on-time is the shortest time duration that the converter is capable of turning its top PMOS on and off again. The time consists of the gate charge time plus internal delays associated with peak current sensing. The minimum on-time of the LTC3589 is approximately 90ns. If the duty cycle falls below what can be accommodated by the minimum ontime, the converter will begin to skip cycles. The output voltage will continue to be regulated but the ripple voltage and current will increase. With the switching frequency set to 2.25MHz, the minimum supported duty cycle is 20%. Switching at 1.125MHz the converter can support a 10% duty cycle.

#### **Phase Selection**

To reduce the cycle by cycle peak current drawn by the switching regulators, the clock phase of each of the LTC3589 step-down switching regulators can be set using I <sup>2</sup>C command register bits B1DTV2[6], B2DTV2[6] and B3DTV2[6]. The internal full-rate clock has a nominal duty cycle of 20% while the half-rate clocks have a 50% duty cycle. Setting the command register bits high will delay the start of each converter switching cycle by 20% or 50% depending on the selected operating frequency.

#### **Inductor Selection**

The choice of step-down switching regulator inductor influences the efficiency of the converter and the magnitude of the output voltage ripple. Larger inductance values reduce inductor current ripple and therefore lower output voltage ripple. A larger value inductor improves efficiency

by lowering the peak current to be closer to the average output current. Larger inductors, however, generally have higher series resistance that counters the efficiency advantage of reduced peak current.

Inductor ripple current is a function of switching frequency, inductance,  $V_{IN}$ , and  $V_{OUT}$ , as shown in this equation:

$$
\Delta I_L = \frac{1}{f \cdot L} \cdot V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)
$$

In an example application the LTC3589 step-down switching regulator 3 has a maximum load of 1A,  $V_{IN}$ equals 3.8V, and  $V_{\text{OUT}}$  is set for 1.2V. A good starting design point for inductor ripple is 30% of output current or 300mA. Using the equation for ripple current, a 1.2µH inductor should be selected.

An inductor with low DC resistance will improve converter efficiency. Select an inductor with a DC current rating at least 1.5 times larger than the maximum load current to ensure the inductor does not saturate during normal operations. If short-circuit is a possible condition, the inductor should be rated to handle the maximum peak current specified for the step-down converter. Table 8 shows inductors that work well with the step-down switching regulators.

#### **Input/Output Capacitor Selection**

Low ESR (equivalent series resistance) ceramic capacitors should be used at both the output and input supply of the switching regulators. Only X5R or X7R ceramic capacitors should be used because they retain their capacitance over wider voltage and temperature ranges than other ceramic types. A 22µF capacitor is sufficient for the step-down switching regulator outputs. For good transient response and stability the output capacitor should retain at least 10µF of capacitance over operating temperature and bias voltage. Place at least 4.7µF decoupling capacitance as close as possible to each  $PV_{IN}$  pin. Refer to Table 12 for recommended ceramic capacitor manufacturers.



l.

#### **BUCK-BOOST SWITCHING REGULATOR**

#### **Output Voltage Programming**

Set the output voltage of the LTC3589 buck-boost switching regulator using an external resistor divider connected from BB\_OUT to the feedback pin BB\_FB and to GND, as shown in Figure 4.

$$
V_{BB\_OUT} = 0.8 \cdot \left(1 + \frac{R1}{R2}\right)(V)
$$

The value of R1 plays a role in setting the dynamics of the buck-boost voltage mode control loop. In general, a larger value for R1 will increase stability but reduce the speed of the transient response. A good starting point is to choose R1 equal to 1M $\Omega$  and calculate the value of R2 needed to set the target output voltage. If a large output capacitor is used, the bandwidth of the converter is reduced and R1 may be reduced to improve transient response. If a large inductor or small output capacitor is used then a larger R1 should be used to bring the loop toward more stable operation.









**Figure 4. Buck-Boost Switching Regulator Application Circuit**



#### **Table 9. Inductors for Step-Down Switching Regulators 2 and 3**

