



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Low-Power SoC (System-on-Chip) with MCU, Memory, Sub-1 GHz RF Transceiver, and USB Controller

### Applications


- Low-power SoC wireless applications operating in the 315/433/868/915 MHz ISM/SRD bands
- Wireless alarm and security systems
- Industrial monitoring and control
- Wireless sensor networks

- AMR - Automatic Meter Reading
- Home and building automation
- Low power telemetry
- **CC111Fx**: USB dongles

### Product Description

The **CC110Fx/CC111Fx** is a true low-power sub-1 GHz system-on-chip (SoC) designed for low-power wireless applications. The **CC110Fx/CC111Fx** combines the excellent performance of the state-of-the-art RF transceiver **CC1101** with an industry-standard enhanced 8051 MCU, up to 32 kB of in-system programmable flash memory and up to 4 kB of RAM, and many other powerful features. The small 6x6 mm package makes it very suited for applications with size limitations.

The **CC110Fx/CC111Fx** is highly suited for systems where very low power consumption is required. This is ensured by several advanced low-power operating modes. The **CC111Fx** adds a full-speed USB 2.0 interface to the feature set of the **CC110Fx**. Interfacing to a PC using the USB interface is quick and easy, and the high data rate (12 Mbps) of the USB interface avoids the bottlenecks of RS-232 or low-speed USB interfaces.



### Key Features

- **Radio**
  - High-performance RF transceiver based on the market-leading **CC1101**
  - Excellent receiver selectivity and blocking performance
  - High sensitivity (-110 dBm at 1.2 kBaud)
  - Programmable data rate up to 500 kBaud
  - Programmable output power up to 10 dBm for all supported frequencies
  - Frequency range: 300 - 348 MHz, 391 - 464 MHz and 782 - 928 MHz
  - Digital RSSI / LQI support
- **Low Power**
  - Low current consumption (RX: 16.2 mA @ 1.2 kBaud, TX: 15.2 mA @ -6 dBm output power)
  - 0.3 μA in PM3 (the operating mode with the lowest power consumption)
  - 0.5 μA in PM2 (operating mode with the second lowest power consumption, timer or external interrupt wakeup)

- **MCU, Memory, and Peripherals**
  - High performance and low power 8051 microcontroller core.
  - Powerful DMA functionality
  - 8/16/32 KB in-system programmable flash, and 1/2/4 KB RAM
  - Full-Speed USB Controller with 1 KB FIFO (**CC111Fx**)
  - 128-bit AES security coprocessor
  - 7 - 12 bit ADC with up to eight inputs
  - I<sup>2</sup>S interface
  - Two USARTs
  - 16-bit timer with DSM mode
  - Three 8-bit timers
  - Hardware debug support
  - 21 (**CC110Fx**) or 19 (**CC111Fx**) GPIO pins
  - SW compatible with **CC2510Fx/CC2511Fx**
- **General**
  - Wide supply voltage range (2.0V - 3.6V)
  - RoHS compliant 6x6 mm QFN 36 package

**Table of Contents**

|   |           |
|---|-----------|
| <b>ABBREVIATION</b> .....   | <b>4</b>  |
| <b>1 REGISTER CONVENTIONS</b> .....                                       | <b>5</b>  |
| <b>2 KEY FEATURES (IN MORE DETAILS)</b> .....                             | <b>5</b>  |
| 2.1 HIGH-PERFORMANCE AND LOW-POWER 8051-COMPATIBLE MICROCONTROLLER.....   | 5         |
| 2.2 8/16/32 KB NON-VOLATILE PROGRAM MEMORY AND 1/2/4 KB DATA MEMORY ..... | 5         |
| 2.3 FULL-SPEED USB CONTROLLER ( <b>CC1111Fx</b> ).....                    | 5         |
| 2.4 I <sup>2</sup> S INTERFACE.....                                       | 5         |
| 2.5 HARDWARE AES ENCRYPTION/DECRYPTION .....                              | 6         |
| 2.6 PERIPHERAL FEATURES .....   | 6         |
| 2.7 LOW POWER .....   | 6         |
| 2.8 SUB-1 GHz RADIO WITH BASEBAND MODEM .....                             | 6         |
| <b>3 ABSOLUTE MAXIMUM RATINGS</b> .....                                   | <b>7</b>  |
| <b>4 OPERATING CONDITIONS</b> .....                                       | <b>8</b>  |
| 4.1 <b>CC110Fx</b> OPERATING CONDITIONS .....                             | 8         |
| 4.2 <b>CC1111Fx</b> OPERATING CONDITIONS .....                            | 8         |
| <b>5 GENERAL CHARACTERISTICS</b> .....                                    | <b>8</b>  |
| <b>6 ELECTRICAL SPECIFICATIONS</b> .....                                  | <b>9</b>  |
| 6.1 CURRENT CONSUMPTION .....   | 9         |
| 6.2 RF RECEIVE SECTION.....   | 13        |
| 6.3 RF TRANSMIT SECTION .....   | 17        |
| 6.4 CRYSTAL OSCILLATORS .....   | 19        |
| 6.5 32.768 kHz CRYSTAL OSCILLATOR .....                                   | 20        |
| 6.6 LOW POWER RC OSCILLATOR .....   | 20        |
| 6.7 HIGH SPEED RC OSCILLATOR .....  | 21        |
| 6.8 FREQUENCY SYNTHESIZER CHARACTERISTICS.....                            | 21        |
| 6.9 ANALOG TEMPERATURE SENSOR .....                                       | 22        |
| 6.10 7 - 12 BIT ADC .....   | 23        |
| 6.11 CONTROL AC CHARACTERISTICS .....                                     | 25        |
| 6.12 SPI AC CHARACTERISTICS .....   | 26        |
| 6.13 DEBUG INTERFACE AC CHARACTERISTICS .....                             | 27        |
| 6.14 PORT OUTPUTS AC CHARACTERISTICS .....                                | 27        |
| 6.15 TIMER INPUTS AC CHARACTERISTICS .....                                | 28        |
| 6.16 DC CHARACTERISTICS .....   | 28        |
| <b>7 PIN AND I/O PORT CONFIGURATION</b> .....                             | <b>29</b> |
| <b>8 CIRCUIT DESCRIPTION</b> .....  | <b>33</b> |
| 8.1 CPU AND PERIPHERALS .....   | 34        |
| 8.2 RADIO .....   | 36        |
| <b>9 APPLICATION CIRCUIT</b> .....  | <b>36</b> |
| 9.1 BIAS RESISTOR .....   | 36        |
| 9.2 BALUN AND RF MATCHING.....  | 36        |
| 9.3 CRYSTAL .....   | 36        |
| 9.4 REFERENCE SIGNAL .....  | 37        |
| 9.5 USB ( <b>CC1111Fx</b> ) .....   | 37        |
| 9.6 POWER SUPPLY DECOUPLING.....  | 37        |
| 9.7 PCB LAYOUT RECOMMENDATIONS.....                                       | 41        |
| <b>10 8051 CPU</b> .....  | <b>41</b> |
| 10.1 8051 INTRODUCTION .....  | 41        |
| 10.2 MEMORY .....   | 42        |
| 10.3 CPU REGISTERS .....  | 54        |
| 10.4 INSTRUCTION SET SUMMARY .....  | 56        |
| 10.5 INTERRUPTS.....  | 60        |
| <b>11 DEBUG INTERFACE</b> .....   | <b>70</b> |
| 11.1 DEBUG MODE.....  | 70        |
| 11.2 DEBUG COMMUNICATION.....   | 70        |
| 11.3 DEBUG LOCK BIT .....   | 71        |

|           |  |            |
|-----------|--|------------|
| 11.4      | DEBUG COMMANDS.....  | 72         |
| <b>12</b> | <b>PERIPHERALS.....</b>                                      | <b>76</b>  |
| 12.1      | POWER MANAGEMENT AND CLOCKS.....                             | 76         |
| 12.2      | RESET.....   | 83         |
| 12.3      | FLASH CONTROLLER.....  | 84         |
| 12.4      | I/O PORTS.....   | 90         |
| 12.5      | DMA CONTROLLER.....  | 101        |
| 12.6      | 16-BIT TIMER, TIMER 1.....                                   | 112        |
| 12.7      | MAC TIMER (TIMER 2).....                                     | 124        |
| 12.8      | SLEEP TIMER.....   | 126        |
| 12.9      | 8-BIT TIMERS, TIMER 3 AND TIMER 4.....                       | 130        |
| 12.10     | ADC.....   | 141        |
| 12.11     | RANDOM NUMBER GENERATOR.....                                 | 147        |
| 12.12     | AES COPROCESSOR.....   | 148        |
| 12.13     | WATCHDOG TIMER.....  | 151        |
| 12.14     | USART.....   | 153        |
| 12.15     | I <sup>2</sup> S.....  | 162        |
| 12.16     | USB CONTROLLER.....  | 170        |
| <b>13</b> | <b>RADIO.....</b>  | <b>186</b> |
| 13.1      | COMMAND STROBES.....   | 186        |
| 13.2      | RADIO REGISTERS.....   | 188        |
| 13.3      | INTERRUPTS.....  | 188        |
| 13.4      | TX/RX DATA TRANSFER.....                                     | 190        |
| 13.5      | DATA RATE PROGRAMMING.....                                   | 191        |
| 13.6      | RECEIVER CHANNEL FILTER BANDWIDTH.....                       | 191        |
| 13.7      | DEMODULATOR, SYMBOL SYNCHRONIZER, AND DATA DECISION.....     | 192        |
| 13.8      | PACKET HANDLING HARDWARE SUPPORT.....                        | 193        |
| 13.9      | MODULATION FORMATS.....                                      | 196        |
| 13.10     | RECEIVED SIGNAL QUALIFIERS AND LINK QUALITY INFORMATION..... | 197        |
| 13.11     | FORWARD ERROR CORRECTION WITH INTERLEAVING.....              | 201        |
| 13.12     | RADIO CONTROL.....   | 202        |
| 13.13     | FREQUENCY PROGRAMMING.....                                   | 205        |
| 13.14     | VCO.....   | 206        |
| 13.15     | OUTPUT POWER PROGRAMMING.....                                | 206        |
| 13.16     | SHAPING AND PA RAMPING.....                                  | 207        |
| 13.17     | SELECTIVITY.....   | 208        |
| 13.18     | SYSTEM CONSIDERATIONS AND GUIDELINES.....                    | 209        |
| 13.19     | RADIO REGISTERS.....   | 212        |
| <b>14</b> | <b>VOLTAGE REGULATORS.....</b>                               | <b>230</b> |
| 14.1      | VOLTAGE REGULATOR POWER-ON.....                              | 230        |
| <b>15</b> | <b>RADIO TEST OUTPUT SIGNALS.....</b>                        | <b>230</b> |
| <b>16</b> | <b>REGISTER OVERVIEW.....</b>                                | <b>232</b> |
| <b>17</b> | <b>PACKAGE DESCRIPTION (QFN 36).....</b>                     | <b>236</b> |
| 17.1      | RECOMMENDED PCB LAYOUT FOR PACKAGE (QFN 36).....             | 238        |
| 17.2      | SOLDERING INFORMATION.....                                   | 238        |
| 17.3      | TRAY SPECIFICATION.....                                      | 238        |
| 17.4      | CARRIER TAPE AND REEL SPECIFICATION.....                     | 239        |
| <b>18</b> | <b>ORDERING INFORMATION.....</b>                             | <b>239</b> |
| <b>19</b> | <b>REFERENCES.....</b>                                       | <b>240</b> |
| <b>20</b> | <b>GENERAL INFORMATION.....</b>                              | <b>241</b> |
| 20.1      | DOCUMENT HISTORY.....  | 241        |
| 20.2      | PRODUCT STATUS DEFINITIONS.....                              | 244        |
| <b>21</b> | <b>ADDRESS INFORMATION.....</b>                              | <b>245</b> |
| <b>22</b> | <b>TI WORLDWIDE TECHNICAL SUPPORT.....</b>                   | <b>245</b> |

**Abbreviation**

|                  |   |           |   |
|------------------|---|-----------|---|
| $\Delta\Sigma$   | Delta-Sigma                                       | LFSR      | Linear Feedback Shift Register                          |
| ADC              | Analog to Digital Converter                       | LNA       | Low-Noise Amplifier                                     |
| AES              | Advanced Encryption Standard                      | LO        | Local Oscillator  |
| AGC              | Automatic Gain Control                            | LQI       | Link Quality Indication                                 |
| ARIB             | Association of Radio Industries and Businesses    | LSB       | Least Significant Bit / Byte                            |
| ASK              | Amplitude Shift Keying                            | MAC       | Medium Access Control                                   |
| BCD              | Binary Coded Decimal                              | MCU       | Microcontroller Unit                                    |
| BER              | Bit Error Rate                                    | MISO      | Master In Slave Out                                     |
| BOD              | Brown Out Detector                                | MOSI      | Master Out Slave In                                     |
| CBC              | Cipher Block Chaining                             | MSB       | Most Significant Bit / Byte                             |
| CBC-MAC          | Cipher Block Chaining Message Authentication Code | NA        | Not Applicable  |
| CCA              | Clear Channel Assessment                          | OFB       | Output Feedback (encryption)                            |
| CCM              | Counter mode + CBC-MAC                            | OOK       | On-Off Keying   |
| CFB              | Cipher Feedback                                   | PA        | Power Amplifier   |
| CFR              | Code of Federal Regulations                       | PCB       | Printed Circuit Board                                   |
| CMOS             | Complementary Metal Oxide Semiconductor           | PER       | Packet Error Rate                                       |
| CPU              | Central Processing Unit                           | PLL       | Phase Locked Loop                                       |
| CRC              | Cyclic Redundancy Check                           | PM{0 - 3} | Power Mode 0 - 3  |
| CTR              | Counter mode (encryption)                         | PMC       | Power Management Controller                             |
| DAC              | Digital to Analog Converter                       | POR       | Power On Reset  |
| DMA              | Direct Memory Access                              | PQI       | Preamble Quality Indicator                              |
| DSM              | Delta-Sigma Modulator                             | PWM       | Pulse Width Modulator                                   |
| ECB              | Electronic Code Book                              | QLP       | Quad Leadless Package                                   |
| EM               | Evaluation Module                                 | RAM       | Random Access Memory                                    |
| ENOB             | Effective Number of Bits                          | RCOSC     | RC Oscillator   |
| EP{0 - 5}        | USB Endpoints 0 - 5                               | RF        | Radio Frequency   |
| ESD              | Electro Static Discharge                          | RoHS      | Restriction on Hazardous Substances                     |
| ESR              | Equivalent Series Resistance                      | RSSI      | Receive Signal Strength Indicator                       |
| ETSI             | European Telecommunications Standard Institute    | RX        | Receive   |
| FCC              | Federal Communications Commission                 | SCK       | Serial Clock  |
| FIFO             | First In First Out                                | SFD       | Start of Frame Delimiter                                |
| GPIO             | General Purpose Input / Output                    | SFR       | Special Function Register                               |
| HSSD             | High Speed Serial Debug                           | SINAD     | Signal-to-noise and distortion ratio                    |
| HW               | Hardware  | SPI       | Serial Peripheral Interface                             |
| I/O              | Input / Output                                    | SRAM      | Static Random Access Memory                             |
| I/Q              | In-phase / Quadrature-phase                       | SW        | Software  |
| I <sup>2</sup> S | Inter-IC Sound                                    | T/R       | Transmit / Receive                                      |
| IF               | Intermediate Frequency                            | TX        | Transmit  |
| IOC              | I/O Controller                                    | UART      | Universal Asynchronous Receiver/Transmitter             |
| ISM              | Industrial, Scientific and Medical                | USART     | Universal Synchronous/Asynchronous Receiver/Transmitter |
| ISR              | Interrupt Service Routine                         | USB       | Universal Serial Bus                                    |
| IV               | Initialization Vector                             | VCO       | Voltage Controlled Oscillator                           |
| JEDEC            | Joint Electron Device Engineering Council         | VGA       | Variable Gain Amplifier                                 |
| KB               | Kilo Bytes (1024 bytes)                           | WDT       | Watchdog Timer  |
| kbps             | kilo bits per second                              | XOSC      | Crystal Oscillator                                      |

## 1 Register Conventions

Each SFR is described in a separate table. The table heading is given in the following format:

**REGISTER NAME (SFR Address) - Register Description.**

Each RF register is described in a separate table. The table heading is given in the following format:

**XDATA Address: REGISTER NAME - Register Description**

All register descriptions include a symbol denoted R/W describing the accessibility of each bit in the register. The register values are always given in binary notation unless prefixed by '0x', which indicates hexadecimal notation.

| Symbol | Access Mode    |
|--------|----------------|
| R/W    | Read/write     |
| R      | Read only      |
| R0     | Read as 0      |
| R1     | Read as 1      |
| W      | Write only     |
| W0     | Write as 0     |
| W1     | Write as 1     |
| H0     | Hardware clear |
| H1     | Hardware set   |

Table 1: Register Bit Conventions

## 2 Key Features (in more details)

### 2.1 High-Performance and Low-Power 8051-Compatible Microcontroller

- Optimized 8051 core which typically gives 8x the performance of a standard 8051
- Two data pointers
- In-circuit interactive debugging is supported by the IAR Embedded Workbench through a simple two-wire serial interface
- SW compatible with **CC2510Fx/CC2511Fx**

### 2.2 8/16/32 KB Non-volatile Program Memory and 1/2/4 kB Data Memory

- 8, 16, or 32 KB of non-volatile flash memory, in-system programmable through a simple two-wire interface or by the 8051 core
- Minimum flash memory endurance: 1000 write/erase cycles
- Programmable read and write lock of portions of flash memory for software security
- 1, 2, or 4 kB of internal SRAM

### 2.3 Full-Speed USB Controller (**CC1111Fx**)

- 5 bi-directional endpoints in addition to control endpoint 0
- Full-Speed, 12 Mbps transfer rate
- Support for Bulk, Interrupt, and Isochronous endpoints
- 1024 bytes of dedicated endpoint FIFO memory
- 8 - 512 byte data packet size supported
- Configurable FIFO size for IN and OUT direction of endpoint

### 2.4 I<sup>2</sup>S Interface

- Industry standard I<sup>2</sup>S interface for transfer of digital audio data
- Full duplex
- Mono and stereo support
- Configurable sample rate and sample size
- Support for  $\mu$ -law compression and expansion

- Typically used to connect to external DAC or ADC

## 2.5 Hardware AES Encryption/Decryption

- 128-bit AES supported in hardware coprocessor

## 2.6 Peripheral Features

- Powerful DMA Controller
- Power On Reset/Brown-Out Detection
- ADC with eight individual input channels, single-ended or differential (**CC1111Fx** has six channels) and configurable resolution
- Programmable watchdog timer
- Five timers: one general 16-bit timer with DSM mode, two general 8-bit timers, one MAC timer, and one sleep timer
- Two programmable USARTs for master/slave SPI or UART operation
- 21 configurable general-purpose digital I/O-pins (**CC1111Fx** has 19)
- Random number generator

## 2.7 Low Power

- Four flexible power modes for reduced power consumption
- System can wake up on external interrupt or when the Sleep Timer expires
- 0.5  $\mu$ A current consumption in PM2, where external interrupts or the Sleep Timer can wake up the system
- 0.3  $\mu$ A current consumption in PM3, where external interrupts can wake up the system
- Low-power fully static CMOS design
- System clock source is either a high speed crystal oscillator (26 - 27 MHz for **CC110Fx** and 48 MHz for **CC1111Fx**) or a high speed RC oscillator (13 - 13.5 MHz for **CC110Fx** and 12 MHz for **CC1111Fx**).

The high speed crystal oscillator must be used when the radio is active.

- Clock source for ultra-low power operation can be either a low-power RC oscillator or an optional 32.768 kHz crystal oscillator
- Very fast transition to active mode from power modes enables ultra low average power consumption in low duty-cycle systems

## 2.8 Sub-1 GHz Radio with Baseband Modem

- Based on the industry leading **CC101** radio core
- Few external components: On-chip frequency synthesizer, no external filters or RF switch needed
- Flexible support for packet oriented systems: On-chip support for sync word detection, address check, flexible packet length, and automatic CRC handling
- Supports use of DMA for both RX and TX resulting in minimal CPU intervention even on high data rates
- Programmable channel filter bandwidth
- 2-FSK, GFSK, MSK, ASK, and OOK modulation formats supported
- Optional automatic whitening and de-whitening of data
- Programmable Carrier Sense (CS) indicator
- Programmable Preamble Quality Indicator (PQI) for detecting preambles and improved protection against sync word detection in random noise
- Support for automatic Clear Channel Assessment (CCA) before transmitting (for listen-before-talk systems)
- Support for per-package Link Quality Indication (LQI)

## 3 Absolute Maximum Ratings

Under no circumstances must the absolute maximum ratings given in Table 2 be violated. Stress exceeding one or more of the limiting values may cause permanent damage to the device.

| Parameter                                 | Min  | Max                   | Units | Condition  |
|---|------|-----------------------|-------|--|
| Supply voltage (VDD)                      | -0.3 | 3.9                   | V     | All supply pins must have the same voltage                     |
| Voltage on any digital pin                | -0.3 | VDD + 0.3,<br>max 3.9 | V     |  |
| Voltage on the pins RF_P, RF_N and DCOUPL | -0.3 | 2.0                   | V     |  |
| Voltage ramp-up rate                      |      | 120                   | kV/μs |  |
| Input RF level                            |      | 10                    | dBm   |  |
| Storage temperature range                 | -50  | 150                   | °C    | Device not programmed  |
| Solder reflow temperature                 |      | 260                   | °C    | According to IPC/JEDEC J-STD-020D                              |
| ESD <b>CC1110Fx</b>                       |      | 1000                  | V     | According to JEDEC STD 22, method A114, Human Body Model (HBM) |
| ESD <b>CC1110Fx</b>                       |      | 750                   | V     | According to JEDEC STD 22, C101C, Charged Device Model (CDM)   |
| ESD <b>CC1111x</b>                        |      | 750                   | V     | According to JEDEC STD 22, method A114, Human Body Model (HBM) |
| ESD <b>CC1111x</b>                        |      | 750                   | V     | According to JEDEC STD 22, C101C, Charged Device Model (CDM)   |

**Table 2: Absolute Maximum Ratings**



**Caution!** ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.



## 4 Operating Conditions

### 4.1 CC110Fx Operating Conditions

The operating conditions for **CC110Fx** are listed in Table 3 below.

| Parameter                                     | Min | Max | Unit | Condition                                  |
|---|-----|-----|------|--|
| Operating ambient temperature, T <sub>A</sub> | -40 | 85  | °C   |  |
| Operating supply voltage (VDD)                | 2.0 | 3.6 | V    | All supply pins must have the same voltage |

**Table 3: Operating Conditions for CC110Fx**

### 4.2 CC1111Fx Operating Conditions

The operating conditions for **CC1111Fx** are listed in Table 4 below.

| Parameter                                     | Min | Max | Unit | Condition                                  |
|---|-----|-----|------|--|
| Operating ambient temperature, T <sub>A</sub> | 0   | 85  | °C   |  |
| Operating supply voltage (VDD)                | 3.0 | 3.6 | V    | All supply pins must have the same voltage |

**Table 4: Operating Conditions for CC1111Fx**

## 5 General Characteristics

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else stated

| Parameter             | Min | Typ | Max | Unit  | Condition/Note   |
|-----------------------|-----|-----|-----|-------|--|
| <b>Radio part</b>     |     |     |     |       |  |
| Frequency range       | 300 |     | 348 | MHz   |  |
|                       | 391 |     | 464 | MHz   |  |
|                       | 782 |     | 928 | MHz   |  |
| Data rate             | 1.2 |     | 500 | kBaud | 2-FSK (500 kBaud only characterized @ 915 MHz on <b>CC110Fx</b> )<br>GFSK, OOK, and ASK<br>(Shaped) MSK (also known as differential offset QPSK) 500 kBaud only characterized @ 915 MHz<br>Optional Manchester encoding (the data rate in kbps will be half the baud rate) |
|                       | 1.2 |     | 250 | kBaud |  |
|                       | 26  |     | 500 | kBaud |  |
| <b>Wake-Up Timing</b> |     |     |     |       |  |
| PM1 → Active Mode     |     | 4   |     | μs    | Digital regulator on. HS RCOSC and high speed crystal oscillator off. 32.768 kHz XOSC or low power RCOSC running.<br><br>SLEEP.OSC_PD=1 and CLKCON.OSC=1   |
| PM2/3 → Active Mode   |     | 100 |     | μs    | Digital regulator off. HS RCOSC and high speed crystal oscillator off. 32.768 kHz XOSC or low power RCOSC running (PM2). No crystal oscillators or RC oscillators are running in PM3<br><br>SLEEP.OSC_PD=1 and CLKCON.OSC=1  |

**Table 5: General Characteristics**

## 6 Electrical Specifications

### 6.1 Current Consumption

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1110EM reference design ([1]).

| Parameter   | Min  | Typ  | Max | Unit   | Condition   |
|---|------|------|-----|--|---|
| Active mode, full speed (high speed crystal oscillator) <sup>1</sup> .<br>Low CPU activity. |      | 5.0  |     | mA   | System clock running at 26 MHz.   |
|   |      | 4.8  |     | mA   | System clock running at 24 MHz.<br><br>Digital regulator on. High speed crystal oscillator and low power RCOSC running. No peripherals running.<br><br>Low CPU activity: No flash access (i.e. only cache hit), no RAM access |
| Active mode, full speed (HS RCOSC) <sup>1</sup> .<br>Low CPU activity.                      |      | 2.5  |     | mA   | System clock running at 13 MHz.<br><br>Digital regulator on. HS RCOSC and low power RCOSC running. No peripherals running.<br><br>Low CPU activity: No flash access (i.e. only cache hit), no RAM access                      |
| Active mode with radio in RX, 315 MHz   |      |      |     |  | Digital regulator on. High speed crystal oscillator and low power RCOSC running. Radio in RX mode (sensitivity optimized (MDMCFG2.DEM_DCFILT_OFF=0))  |
|   |      | 19   |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 26 MHz.  |
|   |      | 19.5 |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 24 MHz   |
|   |      | 16.2 |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 203 kHz.   |
|   |      | 19   |     | mA   | 1.2 kBaud, input well above sensitivity limit, system clock running at 26 MHz   |
|   |      | 19.4 |     | mA   | 1.2 kBaud, input well above sensitivity limit, system clock running at 24 MHz   |
|   |      | 19   |     | mA   | 38.4 kBaud, input at sensitivity limit, system clock running at 26 MHz.   |
|   |      | 16.2 |     | mA   | 38.4 kBaud, input at sensitivity limit, system clock running at 203 kHz.  |
|   |      | 19   |     | mA   | 38.4 kBaud, input well above sensitivity limit, system clock running at 26 MHz.   |
|   |      | 20   |     | mA   | 250 kBaud, input at sensitivity limit, system clock running at 26 MHz   |
|   | 21   |      | mA  | 250 kBaud, input at sensitivity limit, system clock running at 24 MHz.         |   |
|   | 17.2 |      | mA  | 250 kBaud, input at sensitivity limit, system clock running at 1.625 MHz.      |   |
|   | 20   |      | mA  | 250 kBaud, input well above sensitivity limit, system clock running at 26 MHz. |   |
|   | 20   |      | mA  | 250 kBaud, input well above sensitivity limit, system clock running at 24 MHz. |   |

<sup>1</sup> Note: In order to reduce the current consumption in active mode, the clock speed can be reduced by setting `CLKCON.CLKSPD#000` (see section 12.1 for details). Figure 1 shows typical current consumption in active mode for different clock speeds

| Parameter                                  | Min  | Typ  | Max | Unit   | Condition  |
|--|------|------|-----|--|--|
| Active mode with radio in RX, 433 MHz      |      |      |     |  | Digital regulator on. High speed crystal oscillator and low power RCOSC running. Radio in RX mode (sensitivity optimized MDMCFG2.DEM_DCFILT_OFF=0)                                   |
|  |      | 19.8 |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 26 MHz.   |
|  |      | 19.7 |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 24 MHz.   |
|  |      | 17.1 |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 203 kHz.  |
|  |      | 19.8 |     | mA   | 1.2 kBaud, input well above sensitivity limit, system clock running at 26 MHz.   |
|  |      | 19.7 |     | mA   | 1.2 kBaud, input well above sensitivity limit, system clock running at 24 MHz.   |
|  |      | 19.8 |     | mA   | 38.4 kBaud, input at sensitivity limit, system clock running at 26 MHz.  |
|  |      | 17.1 |     | mA   | 38.4 kBaud, input at sensitivity limit, system clock running at 203 kHz  |
|  |      | 19.8 |     | mA   | 38.4 kBaud, input well above sensitivity limit, system clock running at 26 MHz.  |
|  |      | 20.5 |     | mA   | 250 kBaud, input at sensitivity limit, system clock running at 26 MHz.   |
|  | 21.5 |      | mA  | 250 kBaud, input at sensitivity limit, system clock running at 24 MHz.         |  |
|  | 18.1 |      | mA  | 250 kBaud, input at sensitivity limit, system clock running at 1.625 MHz.      |  |
|  | 20.5 |      | mA  | 250 kBaud, input well above sensitivity limit, system clock running at 26 MHz. |  |
|  | 20.2 |      | mA  | 250 kBaud, input well above sensitivity limit, system clock running at 24 MHz  |  |
|  |      |      |     |  | See Figure 2 for typical variation over operating conditions   |
| Active mode with radio in RX, 868, 915 MHz |      |      |     |  | Digital regulator on. High speed crystal oscillator and low power RCOSC running. Radio in RX mode (sensitivity optimized MDMCFG2.DEM_DCFILT_OFF=0). 24 MHz system clock not measured |
|  |      | 19.7 |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 26 MHz.   |
|  |      | 17.0 |     | mA   | 1.2 kBaud, input at sensitivity limit, system clock running at 203 kHz.  |
|  |      | 18.7 |     | mA   | 1.2 kBaud, input well above sensitivity limit, system clock running at 26 MHz.   |
|  |      | 19.7 |     | mA   | 38.4 kBaud, input at sensitivity limit, system clock running at 26 MHz.  |
|  |      | 17.0 |     | mA   | 38.4 kBaud, input at sensitivity limit, system clock running at 203 kHz.   |
|  |      | 18.7 |     | mA   | 38.4 kBaud, input well above sensitivity limit, system clock running at 26 MHz.  |
|  |      | 20.4 |     | mA   | 250 kBaud, input at sensitivity limit, system clock running at 26 MHz.   |
|  | 18.0 |      | mA  | 250 kBaud, input at sensitivity limit, system clock running at 1.625 MHz.      |  |
|  | 19.1 |      | mA  | 250 kBaud, input well above sensitivity limit, system clock running at 26 MHz. |  |
| Active mode with radio in TX, 315 MHz      |      |      |     |  | System clock running at 26 MHz or 24 MHz.  |
|  |      |      |     |  | Digital regulator on. High speed crystal oscillator and low power RCOSC running. Radio in TX mode  |
|  |      | 31.5 |     | mA   | 10 dBm output power (PA_TABLE0=0xC2)   |
|  |      | 19   |     | mA   | 0 dBm output power (PA_TABLE0=0x51)  |
|  | 18   |      | mA  | -6 dBm output power (PA_TABLE0=0x2A)   |  |

| Parameter                                  | Min | Typ  | Max | Unit   | Condition  |
|--|-----|------|-----|--------|--|
| Active mode with radio in TX, 433 MHz      |     |      |     |        | System clock running at 26 MHz or 24 MHz.<br>Digital regulator on. High speed crystal oscillator and low power RCOSC running. Radio in TX mode |
|  |     | 33.5 |     | mA     | 10 dBm output power (PA_TABLE0=0xC0)   |
|  |     | 20   |     | mA     | 0 dBm output power (PA_TABLE0=0x60)  |
|  |     | 19   |     | mA     | -6 dBm output power (PA_TABLE0=0x2A)   |
| Active mode with radio in TX, 868, 915 MHz |     |      |     |        | System clock running at 26 MHz or 24 MHz.<br>Digital regulator on. High speed crystal oscillator and low power RCOSC running. Radio in TX mode |
|  |     | 36.2 |     | mA     | 10 dBm output power (PA_TABLE0=0xC2). See Table 7 for typical variation over operating conditions  |
|  |     | 21   |     | mA     | 0 dBm output power (PA_TABLE0=0x50)  |
|  |     | 20   |     | mA     | -6 dBm output power (PA_TABLE0=0x2B)   |
| Power mode 0                               |     | 4.3  |     | mA     | Same as active mode, but the CPU is not running (see 12.1.2.2 for details). System clock at 26 MHz or 24 MHz                                   |
| Power mode 1                               |     | 220  |     | μA     | Digital regulator on. HS RCOSC and high speed crystal oscillator off. 32.768 kHz XOSC or low power RCOSC running (see 12.1.2.3 for details)    |
| Power mode 2                               |     | 0.5  |     | μA     | Digital regulator off. HS RCOSC and high speed crystal oscillator off. Low power RCOSC running (see 12.1.2.4 for details)                      |
| Power mode 3                               |     | 0.3  | 1.0 | μA     | Digital regulator off. No crystal oscillators or RC oscillators are running (see 12.1.2.5 for details)   |
| <b>Peripheral Current Consumption</b>      |     |      |     |        | Add to the figures above if the peripheral unit is activated   |
| Timer 1                                    |     | 2.7  |     | μA/MHz | When running   |
| Timer 2                                    |     | 1.3  |     | μA/MHz | When running   |
| Timer 3                                    |     | 1.6  |     | μA/MHz | When running   |
| Timer 4                                    |     | 2    |     | μA/MHz | When running   |
| ADC  |     | 1.2  |     | mA     | During conversion  |

**Table 6: Current Consumption**




Figure 1: Current Consumption (Active Mode) vs. Clock Speed




Figure 2: Typical Variation in RX Current Consumption over Temperature and Input Power Level. Data Rate = 250 kbaud, Frequency Band = 433 MHz

|                  | Supply Voltage, VDD = 2 V |    |      | Supply Voltage, VDD = 3 V |      |      | Supply Voltage, VDD = 3.6 V |      |      |
|------------------|---------------------------|----|------|---------------------------|------|------|-----------------------------|------|------|
| Temperature [°C] | -40                       | 25 | 85   | -40                       | 25   | 85   | -40                         | 25   | 85   |
| Current [mA]     | 37                        | 36 | 35.4 | 37.2                      | 36.2 | 35.6 | 37.5                        | 36.4 | 35.8 |

Table 7: Typical Variation in TX Current Consumption over Temperature and Supply Voltage, @ 868 MHz and 10 dBm Output Power.

## 6.2 RF Receive Section

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1110EM reference design ([1]) if nothing else is stated.

| Parameter   | Min | Typ  | Max | Unit | Condition/Note  |
|---|-----|------|-----|------|---|
| Digital channel filter bandwidth  | 58  |      | 812 | kHz  | User programmable (see Section 13.6). The bandwidth limits are proportional to crystal frequency (given values assume a 26 MHz system clock). |
| <b>315 MHz, 1.2 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0</b><br>(GSK, 1% packet error rate, 20 bytes packet length, 5.2 kHz deviation, 58 kHz digital channel filter bandwidth)   |     |      |     |      |   |
| Receiver sensitivity  |     | -110 |     | dBm  | System clock running at 26 MHz  |
|   |     | -112 |     | dBm  | System clock running at 24 MHz  |
| The RX current consumption can be reduced by approximately 2.0 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -107 dBm.  |     |      |     |      |   |
| <b>315 MHz, 38.4 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0</b><br>(GSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)  |     |      |     |      |   |
| Receiver sensitivity  |     | -102 |     | dBm  | System clock running at 26 MHz  |
|   |     | -103 |     | dBm  | System clock running at 24 MHz  |
| The RX current consumption can be reduced by approximately 2.1 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -99 dBm.   |     |      |     |      |   |
| <b>315 MHz, 250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0</b> (MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 100 kBaud)<br>(GSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth) |     |      |     |      |   |
| Receiver sensitivity  |     | -94  |     | dBm  | System clock running at 26 MHz  |
|   |     | -94  |     | dBm  | System clock running at 24 MHz  |
| <b>433 MHz, 1.2 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0</b><br>(GSK, 1% packet error rate, 20 bytes packet length, 5.2 kHz deviation, 58 kHz digital channel filter bandwidth)   |     |      |     |      |   |
| Receiver sensitivity  |     | -110 |     | dBm  | System clock running at 26 MHz  |
|   |     | -110 |     | dBm  | System clock running at 24 MHz  |
| The RX current consumption can be reduced by approximately 2.6 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -107 dBm.  |     |      |     |      |   |
| <b>433 MHz, 38.4 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0</b><br>(GSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth)  |     |      |     |      |   |
| Receiver sensitivity  |     | -102 |     | dBm  | System clock running at 26 MHz  |
|   |     | -101 |     | dBm  | System clock running at 24 MHz  |
| The RX current consumption can be reduced by approximately 2.7 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -99 dBm.   |     |      |     |      |   |
| Parameter   | Min | Typ  | Max | Unit | Condition/Note  |
| <b>433 MHz, 250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0</b> (MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 100 kBaud)<br>(GSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth) |     |      |     |      |   |
| Receiver sensitivity  |     | -95  |     | dBm  | System clock running at 26 MHz  |
|   |     | -93  |     | dBm  | System clock running at 24 MHz  |
| See Table 9 for typical variation over operating conditions   |     |      |     |      |   |

| Parameter   | Min | Typ  | Max | Unit | Condition/Note   |
|---|-----|------|-----|------|--|
| <b>868 MHz, 1.2 kBaud data rate, sensitivity optimized</b> , MDMCFG2.DEM_DCFILT_OFF=0<br>(GSK, 1% packet error rate, 20 bytes packet length, 5.2 kHz deviation, 58 kHz digital channel filter bandwidth)  |     |      |     |      |  |
| Receiver sensitivity  |     | -110 |     | dBm  | System clock running at 26 MHz   |
|   |     | -110 |     | dBm  | Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock<br><br>The RX current consumption can be reduced by approximately 2.0 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -107 dBm. |
| Saturation  |     | -14  |     | dBm  | MCSM0.CLOSE_IN_RX=00   |
| Adjacent channel rejection  |     | 38   |     | dB   | Desired channel 3 dB above the sensitivity limit. 100 kHz channel spacing  |
| Alternate channel rejection   |     | 35   |     | dB   | Desired channel 3 dB above the sensitivity limit. 100 kHz channel spacing  |
|   |     |      |     |      | See Figure 58 for plot of selectivity versus frequency offset  |
| Image channel rejection, 868 MHz  |     | 33   |     | dB   | IF frequency 152 kHz<br><br>Desired channel 3 dB above the sensitivity limit.  |
| <b>868 MHz, 38.4 kBaud data rate, sensitivity optimized</b> , MDMCFG2.DEM_DCFILT_OFF=0<br>(GSK, 1% packet error rate, 20 bytes packet length, 20 kHz deviation, 100 kHz digital channel filter bandwidth) |     |      |     |      |  |
| Receiver sensitivity  |     | -102 |     | dBm  | System clock running at 26 MHz   |
|   |     | -101 |     | dBm  | Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock<br><br>The RX current consumption can be reduced by approximately 2.2 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -100 dBm. |
| Saturation  |     | -14  |     | dBm  | MCSM0.CLOSE_IN_RX=00   |
| Adjacent channel rejection  |     | 19   |     | dB   | Desired channel 3 dB above the sensitivity limit. 200 kHz channel spacing  |
| Alternate channel rejection   |     | 32   |     | dB   | Desired channel 3 dB above the sensitivity limit. 200 kHz channel spacing  |
|   |     |      |     |      | See Figure 59 for plot of selectivity versus frequency offset  |
| Image channel rejection, 868 MHz  |     | 28   |     | dB   | IF frequency 152 kHz<br><br>Desired channel 3 dB above the sensitivity limit.  |

| Parameter   | Min | Typ  | Max | Unit | Condition/Note   |
|---|-----|------|-----|------|--|
| <b>868 MHz, 250 kBaud data rate, sensitivity optimized,</b> MDMCFG2.DEM_DCFILT_OFF=0 (MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 100 kBaud)<br>(GSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth) |     |      |     |      |  |
| Receiver sensitivity  |     | -94  |     | dBm  | System clock running at 26 MHz   |
|   |     | -91  |     | dBm  | Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock   |
| Saturation  |     | -16  |     | dBm  | MCSM0.CLOSE_IN_RX=00   |
| Adjacent channel rejection  |     | 27   |     | dB   | Desired channel 3 dB above the sensitivity limit. 750 kHz channel spacing  |
| Alternate channel rejection   |     | 36   |     | dB   | Desired channel 3 dB above the sensitivity limit. 750 kHz channel spacing  |
|   |     |      |     |      | See Figure 60 for plot of selectivity versus frequency offset  |
| Image channel rejection, 868 MHz  |     | 17   |     | dB   | IF frequency 304 kHz<br>Desired channel 3 dB above the sensitivity limit.  |
| <b>915 MHz, 1.2 kBaud data rate, sensitivity optimized,</b> MDMCFG2.DEM_DCFILT_OFF=0<br>(2-FSK, 5.2 kHz deviation, 1% packet error rate, 20 bytes packet length, 58 kHz digital channel filter bandwidth)   |     |      |     |      |  |
| Receiver sensitivity  |     | -108 |     | dBm  | System clock running at 26 MHz   |
|   |     | -110 |     | dBm  | Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock<br><br>The RX current consumption can be reduced by approximately 2.0 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -107 dBm. |
| <b>915 MHz, 38.4 kBaud data rate, sensitivity optimized,</b> MDMCFG2.DEM_DCFILT_OFF=0<br>(2-FSK, 1% packet error rate, 20 bytes packet length, 100 kHz digital channel filter bandwidth)  |     |      |     |      |  |
| Receiver sensitivity  |     | -100 |     | dBm  | System clock running at 26 MHz   |
|   |     | -100 |     | dBm  | Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock<br><br>The RX current consumption can be reduced by approximately 2.1 mA by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then -99 dBm.  |
| <b>915 MHz, 250 kBaud data rate, sensitivity optimized,</b> MDMCFG2.DEM_DCFILT_OFF=0 (MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 100 kBaud)<br>(MSK, 1% packet error rate, 20 bytes packet length, 540 kHz digital channel filter bandwidth)                    |     |      |     |      |  |
| Receiver sensitivity  |     | -93  |     | dBm  | System clock running at 26 MHz   |
|   |     | -91  |     | dBm  | Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock   |
| <b>915 MHz, 500 kBaud data rate, sensitivity optimized,</b> MDMCFG2.DEM_DCFILT_OFF=0 (MDMCFG2.DEM_DCFILT_OFF=1 cannot be used for data rates > 100 kBaud)<br>(MSK, 1% packet error rate, 20 bytes packet length, 812 kHz digital channel filter bandwidth)                    |     |      |     |      |  |
| Receiver sensitivity  |     | -86  |     | dBm  | System clock running at 26 MHz.<br>Not tested on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock  |



| Parameter                                      | Min | Typ | Max | Unit | Condition/Note  |
|--|-----|-----|-----|------|---|
| <b>Blocking</b>                                |     |     |     |      |   |
| Blocking at ±2 MHz offset, 1.2 kBaud, 868 MHz  |     | -45 |     | dBm  | Desired channel 3 dB above the sensitivity limit.   |
| Blocking at ±2 MHz offset, 250 kBaud, 868 MHz  |     | -50 |     | dBm  | Desired channel 3 dB above the sensitivity limit  |
| Blocking at ±10 MHz offset, 1.2 kBaud, 868 MHz |     | -33 |     | dBm  | Desired channel 3 dB above the sensitivity limit.   |
| Blocking at ±10 MHz offset, 250 kBaud, 868 MHz |     | -40 |     | dBm  | Desired channel 3 dB above the sensitivity limit.   |
| <b>General</b>                                 |     |     |     |      |   |
| Spurious emissions                             |     |     |     |      | Conducted measurement in a 50 Ω single ended load. Complies with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66. Numbers are from <b>CC1101</b> (same radio on <b>CC1110</b> and <b>CC1111</b> )<br>Typical radiated spurious emission is -49 dB measured at the VCO frequency. |
| 25 MHz - 1 GHz                                 |     | -68 | -57 | dBm  | Maximum figure is the ETSI EN 300 220 limit   |
| Above 1 GHz                                    |     | -66 | -47 | dBm  | Maximum figure is the ETSI EN 300 220 limit   |

**Table 8: RF Receive Section**

|                   | Supply Voltage, VDD = 2 V |       |       | Supply Voltage, VDD = 3 V |       |       | Supply Voltage, VDD = 3.6 V |       |       |
|-------------------|---------------------------|-------|-------|---------------------------|-------|-------|-----------------------------|-------|-------|
| Temperature [°C]  | -40                       | 25    | 85    | -40                       | 25    | 85    | -40                         | 25    | 85    |
| Sensitivity [dBm] | -96.4                     | -94.9 | -92.6 | -96.1                     | -95.0 | -92.2 | -96.1                       | -94.5 | -92.2 |

**Table 9: Typical Variation in Sensitivity over Temperature and Supply Voltage @ 433 MHz and 250 kBaud Data Rate**


## 6.3 RF Transmit Section

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1110EM reference designs ([1]) if nothing else is stated.

| Parameter   | Min | Typ  | Max | Unit                     | Condition/Note  |
|---|-----|--|-----|--------------------------|---|
| Differential load impedance<br>315 MHz<br>433 MHz<br>868/915 MHz  |     | 122 + j31<br>116 + j41<br>86.5 + j43               |     | Ω                        | Differential impedance as seen from the RF-port (RF_P and RF_N) towards the antenna. Follow the CC1110EM reference designs ([1], [2] and [3]) available from the TI website.  |
| Output power, highest setting   |     | 10   |     | dBm                      | Output power is programmable, and full range is available in all frequency bands<br>Output power may be restricted by regulatory limits. See AN050 [13]. Note that this application note is for <b>CC1101</b> but the same limitations apply to <b>CC110Fx</b> and <b>CC1111Fx</b> as well. For <b>CC1111Fx</b> see in addition DN016 [14] for information on antenna solution and additional regulatory restrictions<br>See Figure 3 for typical variation over operating conditions<br>Delivered to 50 Ω single-ended load via CC1110EM reference design [3] RF matching network. |
| Output power, lowest setting  |     | -30  |     | dBm                      | Output power is programmable and is available across the entire frequency band<br>Delivered to 50 Ω single-ended load via CC1110EM reference design [3] RF matching network.  |
| Harmonics, radiated<br>2 <sup>nd</sup> Harm, 433 MHz<br>3 <sup>rd</sup> Harm, 433 MHz<br>2 <sup>nd</sup> Harm, 868 MHz<br>3 <sup>rd</sup> Harm, 868 MHz |     | -51<br>-42<br>-37<br>-43                           |     | dBm<br>dBm<br>dBm<br>dBm | Measured on CC1110EM reference designs ([2] and [3]) with CW, 10 dBm output power<br>The antennas used during the radiated measurements (SMAFF-433 from R.W. Badland and Nearson S331 868/915) play a part in attenuating the harmonics   |
| Harmonics, radiated<br>2 <sup>nd</sup> Harm, 868 MHz<br>3 <sup>rd</sup> Harm, 868 MHz   |     | -55<br>-55   |     | dBm<br>dBm               | Measured on [4] CC1111 USB-Dongle Reference Design, with CW, 10 dBm output power. The chip antenna used during the radiated measurements play a part in attenuating the harmonics   |
| Harmonics, conducted<br>315 MHz<br>433 MHz<br>868 MHz<br>915 MHz  |     | < -35<br>< -52<br>< -44<br>< -35<br>< -35<br>< -34 |     | dBm<br>dBm<br>dBm<br>dBm | Measured on CC1110EM reference designs ([1], [2] and [3]) with CW, 10 dBm output power, TX frequency at 315.00 MHz, 433.00 MHz, 868.00 MHz, or 915.00 MHz<br>Frequencies below 960 MHz<br>Frequencies above 960 MHz<br>Frequencies below 1 GHz<br>Frequencies above 1 GHz<br>Frequencies above 1 GHz<br>Frequencies above 1 GHz   |

| Parameter   | Min | Typ                     | Max | Unit | Condition/Note  |
|---|-----|-------------------------|-----|------|---|
| Spurious emissions radiated, Harmonics not included |     |                         |     |      | Measured on CC1110EM reference designs ([1], [2] and [3]) with 10 dBm CW, TX frequency at 315.00 MHz, 433.00 MHz, 868.00 or 915.00 MHz. For <b>CC1111Fx</b> see DN016 [14]<br><br>Please refer to register TEST1 on Page 226 for required settings in RX and TX |
| 315 MHz   |     | < -58<br>< -53          |     | dBm  | Frequencies below 960 MHz<br>Frequencies above 960 MHz  |
| 433 MHz   |     | < -50<br>< -54<br>< -56 |     | dBm  | Frequencies below 1 GHz<br>Frequencies above 1 GHz<br>Frequencies within 47 - 74, 87.5 - 118, 174 - 230, 470 - 862 MHz  |
| 868 MHz   |     | < -56<br>< -54<br>< -56 |     | dBm  | Frequencies below 1 GHz<br>Frequencies above 1 GHz<br>Frequencies within 47 - 74, 87.5 - 118, 174 - 230, 470 - 862 MHz.   |
| 915 MHz   |     | < -51<br>< -60          |     | dBm  | Frequencies below 960 MHz<br>Frequencies above 960 MHz  |

**Table 10: RF Transmit Section**



**Figure 3: Typical Variation in Output Power over Frequency and Temperature (10 dBm output power)**

## 6.4 Crystal Oscillators

### 6.4.1 CC110Fx Crystal Oscillator

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else is stated.

| Parameter                              | Min | Typ | Max | Unit | Condition/Note   |
|--|-----|-----|-----|------|--|
| Crystal frequency                      | 26  | 26  | 27  | MHz  | Referred to as $f_{XOSC}$ .  |
| Crystal frequency accuracy requirement |     | ±40 |     | ppm  | This is the total tolerance including a) initial tolerance, b) crystal loading, c) aging, and d) temperature dependence.<br>The acceptable crystal tolerance depends on RF frequency and channel spacing / bandwidth.  |
| C <sub>0</sub>                         | 1   | 5   | 7   | pF   | Simulated over operating conditions  |
| Load capacitance                       | 10  | 13  | 20  | pF   | Simulated over operating conditions  |
| ESR                                    |     |     | 100 | Ω    | Simulated over operating conditions  |
| Start-up time                          |     | 250 |     | μs   | $f_{XOSC} = 26$ MHz<br><i>Note: A Ripple counter of 12 bit is included to ensure duty-cycle requirements. Start-up time includes ripple counter delay until SLEEP.XOSC_STB is asserted</i>   |
| Power Down Guard Time                  | 3   |     |     | ms   | The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power down guard time can vary with crystal type and load. Minimum figure is valid for reference crystal NDK, AT-41CD2 and load capacitance according to Table 29.<br><br>If power down guard time is violated, one of the consequences can be increased PER when using the radio immediately after the crystal oscillator has been reported stable. |

Table 11: CC110Fx Crystal Oscillator Parameters

### 6.4.2 CC1111Fx Crystal Oscillator

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else is stated.

| Parameter                              | Min  | Typ | Max  | Unit | Condition/Note  |
|--|------|-----|------|------|---|
| Crystal frequency                      |      | 48  |      | MHz  | Referred to as $f_{XOSC}$ .<br>48 MHz crystal gives a system clock of 24 MHz.<br><br>Please note that there is restricted usage in the frequency bands 863 - 870 MHz (due to spurious emission). See DN016 Compact Antenna Solutions for 868/915 MHz [14] |
| Crystal frequency accuracy requirement |      | ±40 |      | ppm  | This is the total tolerance including a) initial tolerance, b) crystal loading, c) aging, and d) temperature dependence.<br>The acceptable crystal tolerance depends on RF frequency and channel spacing / bandwidth.                                     |
| C <sub>0</sub>                         |      |     |      |      |   |
| Fundamental                            | 0.85 | 1   | 1.15 | pF   | Simulated over operating conditions. Variation given by reference crystal NX2520SA from NDK (fundamental).  |
| Load capacitance                       | 15   | 16  | 17   | pF   | Simulated over operating conditions   |
| ESR                                    |      |     | 60   | Ω    | Simulated over operating conditions   |
| Start-up time                          |      |     |      |      | <i>Note: A Ripple counter of 14 bit is included to ensure duty-cycle requirements. Start-up time includes ripple counter delay until SLEEP.XOSC_STB is asserted</i>   |
| Fundamental                            |      | 650 |      | μs   |   |

Table 12: CC1111Fx Crystal Oscillator Parameters

## 6.5 32.768 kHz Crystal Oscillator

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{V}$  if nothing else is stated.

| Parameter         | Min | Typ    | Max | Unit       | Condition/Note                      |
|-------------------|-----|--------|-----|------------|-------------------------------------|
| Crystal frequency |     | 32.768 |     | kHz        |                                     |
| $C_0$             |     | 0.9    | 2.0 | pF         | Simulated over operating conditions |
| Load capacitance  |     | 12     | 16  | pF         | Simulated over operating conditions |
| ESR               |     | 40     | 130 | k $\Omega$ | Simulated over operating conditions |
| Start-up time     |     | 400    |     | ms         | Value is simulated                  |

**Table 13: 32.768 kHz Crystal Oscillator Parameters**

## 6.6 Low Power RC Oscillator

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{ V}$  if nothing else is stated.

| Parameter                            | Min          | Typ          | Max          | Unit                | Condition/Note   |
|--------------------------------------|--------------|--------------|--------------|---------------------|--|
| Calibrated frequency <sup>2</sup>    | 34.7<br>32.0 | 34.7<br>32.0 | 36.0<br>32.0 | kHz                 | <b>CC1110Fx</b><br><b>CC1111Fx</b><br>Calibrated low power RC oscillator frequency is $f_{Ref} / 750$  |
| Frequency accuracy after calibration |              |              | $\pm 1$      | %                   |  |
| Temperature coefficient              |              | +0.5         |              | %/ $^\circ\text{C}$ | Frequency drift when temperature changes after calibration   |
| Supply voltage coefficient           |              | +3           |              | %/V                 | Frequency drift when supply voltage changes after calibration  |
| Initial calibration time             |              | 2            |              | ms                  | When the low power RC oscillator is enabled, calibration is continuously done in the background as long as the high speed crystal oscillator is running. |

**Table 14: Low Power RC Oscillator Parameters**

<sup>2</sup>  $f_{Ref} = f_{XOSC}$  for **CC1110Fx** and  $f_{Ref} = f_{XOSC} / 2$  for **CC1111Fx**

For **CC1110Fx** Min figures are given using  $f_{XOSC} = 26\text{ MHz}$ . Typ figures are given using  $f_{XOSC} = 26\text{ MHz}$ , and Max figures are given using  $f_{XOSC} = 27\text{ MHz}$ . For **CC1111Fx**,  $f_{XOSC} = 48\text{ MHz}$

## 6.7 High Speed RC Oscillator

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else is stated.

| Parameter                         | Min | Typ | Max  | Unit   | Condition/Note   |
|-----------------------------------|-----|-----|------|--------|--|
| Calibrated frequency <sup>2</sup> | 12  | 13  | 13.5 | MHz    | Calibrated HS RCOSC frequency is $f_{XOSC} / 2$  |
| Uncalibrated frequency accuracy   |     | ±15 |      | %      |  |
| Calibrated frequency accuracy     |     |     | ±1   | %      |  |
| Start-up time                     |     |     | 10   | µs     |  |
| Temperature coefficient           |     |     | -325 | ppm/°C | Frequency drift when temperature changes after calibration   |
| Supply voltage coefficient        |     |     | 28   | ppm/V  | Frequency drift when supply voltage changes after calibration  |
| Calibration time                  |     | 65  |      | µs     | The HS RCOSC will be calibrated once when the high speed crystal oscillator is selected as system clock source (CLKCON.OSC is set to 0), and also when the system wakes up from PM{1 - 3} if CLKCON.OSC was set to 0 when entering PM{1 - 3}. See 12.1.5.1 for details). |

Table 15: High Speed RC Oscillator Parameters

## 6.8 Frequency Synthesizer Characteristics

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1110EM reference designs ([1]).

| Parameter                                    | Min        | Typ        | Max        | Unit   | Condition/Note  |
|--|------------|------------|------------|--------|---|
| Programmed frequency resolution <sup>3</sup> | 397<br>366 | 397<br>366 | 412<br>366 | Hz     | <b>CC1110Fx</b><br><b>CC1111Fx</b><br>Frequency resolution = $f_{Ref} / 2^{16}$   |
| Synthesizer frequency tolerance              |            | ±40        |            | ppm    | Given by crystal used. Required accuracy (including temperature and aging) depends on frequency band and channel bandwidth / spacing. |
| RF carrier phase noise                       |            | -92        |            | dBc/Hz | @ 50 kHz offset from carrier  |
| RF carrier phase noise                       |            | -93        |            | dBc/Hz | @ 100 kHz offset from carrier   |
| RF carrier phase noise                       |            | -93        |            | dBc/Hz | @ 200 kHz offset from carrier   |
| RF carrier phase noise                       |            | -98        |            | dBc/Hz | @ 500 kHz offset from carrier   |
| RF carrier phase noise                       |            | -107       |            | dBc/Hz | @ 1 MHz offset from carrier   |
| RF carrier phase noise                       |            | -113       |            | dBc/Hz | @ 2 MHz offset from carrier   |
| RF carrier phase noise                       |            | -119       |            | dBc/Hz | @ 5 MHz offset from carrier   |
| RF carrier phase noise                       |            | -129       |            | dBc/Hz | @ 10 MHz offset from carrier  |

<sup>3</sup>  $f_{Ref} = f_{XOSC}$  for **CC1110Fx** and  $f_{Ref} = f_{XOSC} / 2$  for **CC1111Fx**

For **CC1110Fx** Min figures are given using  $f_{XOSC} = 26$  MHz. Typ figures are given using  $f_{XOSC} = 26$  MHz, and Max figures are given using  $f_{XOSC} = 27$  MHz. For **CC1111Fx**,  $f_{XOSC} = 48$  MHz

| Parameter                           | Min          | Typ          | Max          | Unit | Condition/Note   |
|-------------------------------------|--------------|--------------|--------------|------|--|
| PLL turn-on / hop time <sup>4</sup> | 72.4<br>81.4 | 75.2<br>81.4 | 75.2<br>81.4 | μs   | <b>CC1110Fx</b><br><b>CC1111Fx</b><br>Time from leaving the IDLE state until arriving in the RX, FSTXON, or TX state, when not performing calibration. Crystal oscillator running.   |
| RX to TX switch <sup>4</sup>        | 29.0<br>32.6 | 30.1<br>32.6 | 30.1<br>32.6 | μs   | <b>CC1110Fx</b><br><b>CC1111Fx</b><br>Settling time for the 1-IF frequency step from RX to TX  |
| TX to RX switch <sup>4</sup>        | 30.0<br>33.6 | 31.1<br>33.6 | 31.1<br>33.6 | μs   | <b>CC1110Fx</b><br><b>CC1111Fx</b><br>Settling time for the 1-IF frequency step from TX to RX  |
| PLL calibration time <sup>4</sup>   | 707<br>796   | 735<br>796   | 735<br>796   | μs   | <b>CC1110Fx</b><br><b>CC1111Fx</b><br>Calibration can be initiated manually or automatically before entering or after leaving RX/TX.<br><br><i>Note: This is the PLL calibration time given that TEST0=0x0B and FSCAL3.CHP_CURR_CAL_EN=10 (max calibration time). Please see DN110 [15] for more details</i> |

**Table 16: Frequency Synthesizer Parameters**

## 6.9 Analog Temperature Sensor

T<sub>A</sub> = 25°C, VDD = 3.0V if nothing else stated. All measurement results are obtained using the CC1110EM reference designs ([1]).

| Parameter                                   | Min             | Typ   | Max            | Unit  | Condition/Note  |
|---|-----------------|-------|----------------|-------|---|
| Output voltage at -0°C                      |                 | 0.660 |                | V     |   |
| Output voltage at 0°C                       |                 | 0.755 |                | V     |   |
| Output voltage at 40°C                      |                 | 0.859 |                | V     |   |
| Output voltage at 80°C                      |                 | 0.958 |                | V     |   |
| Temperature coefficient                     |                 | 2.47  |                | mV/°C | Fitted from -20°C to 80°C   |
| Error in calculated temperature, calibrated | -2 <sup>*</sup> | 0     | 2 <sup>*</sup> | °C    | From -20°C to 80°C when using 2.47 mV/°C, after 1-point calibration at room temperature<br><br><sup>*</sup> The indicated minimum and maximum error with 1-point calibration is based on measured values for typical process parameters |
| Current consumption increase when enabled   |                 | 0.3   |                | mA    |   |

**Table 17: Analog Temperature Sensor Parameters**

<sup>4</sup>  $f_{Ref} = f_{XOSC}$  for **CC1110Fx** and  $f_{Ref} = f_{XOSC} / 2$  for **CC1111Fx**

For **CC1110Fx** Min figures are given using  $f_{XOSC} = 27$  MHz. Typ figures are given using  $f_{XOSC} = 26$  MHz, and Max figures are given using  $f_{XOSC} = 26$  MHz. For **CC1111Fx**,  $f_{XOSC} = 48$  MHz. The system clock frequency is equal to  $f_{Ref}$  and the data rate is 250 kBaud. No PA ramping is used. See DN110 [15] for more details.

## 6.10 7 - 12 bit ADC

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.0\text{ V}$  if nothing else stated. The numbers given here are based on tests performed in accordance with IEEE Std 1241-2000 [8]. The ADC data are from **CC2430** characterization. As the **CC110Fx/CC1111Fx** uses the same ADC, the numbers listed in Table 18 should be good indicators of the performance to be expected from **CC110Fx** and **CC1111Fx**. Note that these numbers will apply for 24 MHz operated systems (**CC1111Fx** using a 48 MHz crystal). Performance will be slightly different for other crystal frequencies (e.g. 26 MHz and 27 MHz).

| Parameter   | Min | Typ                        | Max | Unit       | Condition/Note   |
|---|-----|----------------------------|-----|------------|--|
| Input voltage   | 0   |                            | VDD | V          | VDD is the voltage on the AVDD pin (2.0 - 3.6 V)                       |
| External reference voltage  | 0   |                            | VDD | V          | VDD is the voltage on the AVDD pin (2.0 - 3.6 V)                       |
| External reference voltage differential   | 0   |                            | VDD | V          | VDD is the voltage on the AVDD pin (2.0 - 3.6 V)                       |
| Input resistance, signal  |     | 197                        |     | k $\Omega$ | Simulated using 4 MHz clock speed (see Section 12.10.2.7)              |
| Full-Scale Signal <sup>5</sup>  |     | 2.97                       |     | V          | Peak-to-peak, defines 0 dBFS   |
| ENOB <sup>5</sup><br>Single ended input   |     | 5.7<br>7.5<br>9.3<br>10.8  |     | bits       | 7-bits setting<br>9-bits setting<br>10-bits setting<br>12-bits setting |
| ENOB <sup>5</sup><br>Differential input   |     | 6.5<br>8.3<br>10.0<br>11.5 |     | bits       | 7-bits setting<br>9-bits setting<br>10-bits setting<br>12-bits setting |
| Useful Power Bandwidth  |     | 0 - 20                     |     | kHz        | 7-bits setting, both single and differential                           |
| THD <sup>5</sup><br>-Single ended input<br>-Differential input                          |     | -75.2<br>-86.6             |     | dB         | 12-bits setting, -6 dBFS<br>12-bits setting, -6 dBFS                   |
| Signal To Non-Harmonic Ratio <sup>5</sup><br>-Single ended input<br>-Differential input |     | 70.2<br>79.3               |     | dB         | 12-bits setting<br>12-bits setting                                     |
| Spurious Free Dynamic Range <sup>5</sup><br>-Single ended input<br>-Differential input  |     | 78.8<br>88.9               |     | dB         | 12-bits setting, -6 dBFS<br>12-bits setting, -6 dBFS                   |
| CMRR, differential input  |     | <-84                       |     | dB         | 12-bit setting, 1 kHz Sine (0 dBFS), limited by ADC resolution         |
| Crosstalk, single ended input   |     | <-84                       |     | dB         | 12-bit setting, 1 kHz Sine (0 dBFS), limited by ADC resolution         |
| Offset  |     | -3                         |     | mV         | Mid. Scale   |
| Gain error  |     | 0.68                       |     | %          |  |
| DNL <sup>5</sup>  |     | 0.05<br>0.9                |     | LSB        | 12-bits setting, mean<br>12-bits setting, max                          |
| INL <sup>5</sup>  |     | 4.6<br>13.3                |     | LSB        | 12-bits setting, mean<br>12-bits setting, max                          |

<sup>5</sup> Measured with 300 Hz Sine input and VDD as reference.



| Parameter  | Min | Typ                          | Max | Unit | Condition/Note   |
|--|-----|------------------------------|-----|------|--|
| SINAD <sup>5</sup>                                   |     | 35.4                         |     | dB   | 7-bits setting   |
| Single ended input<br>(-THD+N)                       |     | 46.8<br>57.5<br>66.6         |     | dB   | 9-bits setting<br>10-bits setting<br>12-bits setting                   |
| SINAD <sup>5</sup><br>Differential input<br>(-THD+N) |     | 40.7<br>51.6<br>61.8<br>70.8 |     | dB   | 7-bits setting<br>9-bits setting<br>10-bits setting<br>12-bits setting |
| Conversion time                                      |     | 20<br>36<br>68<br>132        |     | μs   | 7-bits setting<br>9-bits setting<br>10-bits setting<br>12-bits setting |
| Current consumption                                  |     | 1.2                          |     | mA   |  |

**Table 18: 7 - 12 bit ADC Characteristics**

## 6.11 Control AC Characteristics

T<sub>A</sub> = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1110EM reference designs ([1]).

| Parameter  | Min                 | Typ | Max  | Unit | Condition/Note  |
|--|---------------------|-----|------|------|---|
| System clock,<br>f <sub>SYSCLK</sub><br>t <sub>SYSCLK</sub> = 1/ f <sub>SYSCLK</sub> |                     |     |      |      | <b>CC110Fx</b>  |
|  | 0.1875              | 26  | 27   | MHz  | High speed crystal oscillator used as source (HS XOSC).   |
|  | 0.1875              | 13  | 13.5 | MHz  | Calibrated HS RCOSC used as source.   |
|  |                     |     |      |      |   |
|  |                     |     |      |      | HS XOSC   |
|  |                     |     |      |      | HS RCOSC  |
|  |                     |     |      |      | Min: f <sub>XOSC</sub> = 24 MHz, CLKCON.CLKSPD =  |
|  |                     |     |      |      | 111   |
|  |                     |     |      |      | Typ: f <sub>XOSC</sub> = 26 MHz, CLKCON.CLKSPD =  |
|  |                     |     |      |      | 000   |
|  |                     |     |      |      | Max: f <sub>XOSC</sub> = 27 MHz, CLKCON.CLKSPD =  |
|  |                     |     |      |      | 000   |
|  |                     |     |      |      | 001   |
|  |                     |     |      |      | 000   |
|  |                     |     |      |      | 001   |
|  |                     |     |      |      | <b>CC1111Fx</b>   |
|  | 0.1875              | 24  | 24   | MHz  | High speed crystal oscillator used as source  |
|  | 0.1875              | 12  | 12   | MHz  | HS RCOSC used as source   |
|  |                     |     |      |      |   |
|  |                     |     |      |      | HS XOSC   |
|  |                     |     |      |      | HS RCOSC  |
|  |                     |     |      |      | Min: f <sub>XOSC</sub> = 48 MHz, CLKCON.CLKSPD =  |
|  |                     |     |      |      | 111   |
|  |                     |     |      |      | Typ: f <sub>XOSC</sub> = 48 MHz, CLKCON.CLKSPD =  |
|  |                     |     |      |      | 000   |
|  |                     |     |      |      | Max: f <sub>XOSC</sub> = 48 MHz, CLKCON.CLKSPD =  |
|  |                     |     |      |      | 000   |
|  |                     |     |      |      | 001   |
| RESET_N low width  | 250                 |     |      | ns   | See item 1, Figure 4. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.<br><br><i>Note: Shorter pulses may be recognized but will not lead to complete reset of all modules within the chip.</i> |
| Interrupt pulse width  | t <sub>SYSCLK</sub> |     |      |      | See item 2, Figure 4. This is the shortest pulse that is guaranteed to be recognized as an interrupt request. In PM2/3 the internal synchronizers are bypassed so this requirement does not apply in PM2/3.                           |

Table 19: Control Inputs AC Characteristics




Figure 4: Control Inputs AC Characteristics