imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







30MHz to 1.4GHz IQ Demodulator with IIP2 and DC Offset Control

DESCRIPTION

The LTC®5584 is a direct conversion quadrature demodulator optimized for high linearity receiver applications in the 30MHz to 1.4GHz frequency range. It is also usable in the 10MHz to 30MHz and 1.4GHz to 2GHz ranges with reduced performance. It is suitable for communications receivers where an RF signal is directly converted into I and Q baseband signals with bandwidth of 530MHz or higher. The LTC5584 incorporates balanced I and Q mixers, LO buffer amplifiers and a precision, high frequency quadrature phase shifter. In addition, the LTC5584 provides four analog control voltage interface pins for IIP2 and DC offset correction, greatly simplifying system calibration.

The high linearity of the LTC5584 provides excellent spurfree dynamic range for the receiver. This direct conversion demodulator can eliminate the need for intermediate frequency (IF) signal processing, as well as the corresponding requirements for image filtering and IF filtering. These I/Q outputs can interface directly to channel-select filters (LPFs) or to baseband amplifiers.

 σ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

FEATURES

- I/Q Bandwidth of 530MHz or Higher
- High IIP3: 31dBm at 450MHz, 28dBm at 900MHz
- High IIP2: 70dBm at 450MHz, 65dBm at 900MHz
- User Adjustable IIP2 to >80dBm
- User Adjustable DC Offset Null
- High Input P1dB: 13.1dBm at 900MHz
- Image Rejection: 45dB at 900MHz
- Noise Figure: 9.9dB at 450MHz 10dB at 900MHz
- Conversion Gain: 5.4dB at 450MHz 5.7dB at 900MHz
- Shutdown Mode
- Operating Temperature Range (T_C): -40°C to 105°C
- 24-Lead 4mm × 4mm QFN Package

APPLICATIONS

- LTE/W-CDMA/TD-SCDMA Base Station Receivers
- Wideband DPD Receivers
- Point-To-Point Broadband Radios
- High Linearity Direct Conversion I/Q Receivers
- Image Rejection Receivers

TYPICAL APPLICATION

Direct Conversion Receiver with IIP2 and DC Offset Calibration







ABSOLUTE MAXIMUM RATINGS

| (Note | 1) |
|-------|----|
|-------|----|

| V _{CC} Supply Voltage V _{CAP} Voltage | $\begin{array}{c} -0.3V \ \text{to} \ 5.5V \\ \dots V_{CC} \ \pm 0.05V \\ \textit{/} \ \text{to} \ V_{CC} \ + \ 0.3V \\ \textit{/} \ \text{to} \ V_{CC} \ + \ 0.3V \\ \dots \dots 20 \\ \text{dBm} \\ \dots - 0.3V \ \text{to} \ 2.7V \\ \dots \dots \ 150^{\circ}\text{C} \end{array}$ |
|--|---|
| (Note 3) | -40°C to 105°C |
| Storage Temperature Range | -65°C to 150°C |

PIN CONFIGURATION



ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
|------------------|------------------|--------------|---------------------------------|-------------------|
| LTC5584IUF#PBF | LTC5584IUF#TRPBF | 5584 | 24-Lead (4mm x 4mm) Plastic QFN | -40°C to 105°C |
| | | | | |

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS $T_C = 25$ °C, $V_{CC} = 5V$, EN = 5V, EDC = EIP2 = 0V, REF = IP2I = IP2Q = DCOI = DCOQ = 0.5V, $P_{RF} = -5dBm$ (-5dBm/tone for 2-tone IIP2 and IIP3 tests), $P_{LO} = 6dBm$, unless otherwise noted. (Notes 2, 3, 5, 6, 9)

| SYMBOL | PARAMETER | CONDITIONS | MIN TYP MAX | UNITS |
|------------------------|--|---|-------------|-------|
| f _{RF(RANGE)} | RF Input Frequency Range | (Note 12) | 30 to 1400 | MHz |
| fLO(RANGE) | LO Input Frequency Range | (Note 12) | 30 to 1400 | MHz |
| PLO(RANGE) | LO Input Power Range | (Note 12) | 0 to 10 | dBm |
| $f_{RF1} = 140MH$ | Iz, f _{RF2} = 141MHz, f _{L0} = 130MHz, L6 = 68nH | , C19 = 8.0pF, L5 = 82nH | · | |
| f _{RF(MATCH)} | RF Input Frequency Range | Return Loss > 10dB | 95 to 190 | MHz |
| fLO(MATCH) | LO Input Frequency Range | Return Loss > 10dB | 105 to 180 | MHz |
| Gv | Voltage Conversion Gain | Loaded with 100Ω Pull-Up (Note 8) | 5.7 | dB |
| NF | Noise Figure | Double-Side Band (Note 4) | 9.9 | dB |
| NF _{BLOCKING} | Noise Figure Under Blocking Conditions | Double-Side Band, P _{RF} = 0dBm (Note 7) | 15.5 | dB |
| IIP3 | Input 3rd Order Intercept | | 33 | dBm |
| IIP2 | Input 2nd Order Intercept | Unadjusted, EIP2 = 0V | 70 | dBm |
| IIP2 _{0PT} | Optimized Input 2nd Order Intercept | EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2 | 80 | dBm |
| P1dB | Input 1dB Compression | | 12 | dBm |
| DC _{OFFSET} | DC Offset at I/Q Outputs | Unadjusted, EDC = 0V (Note 13) | 1.5 | mV |
| ΔG | I/Q Gain Mismatch | | 0.02 | dB |
| Δφ | I/Q Phase Mismatch | | 0.2 | Deg |



5584f

ELECTRICAL CHARACTERISTICS $T_C = 25^{\circ}C$, $V_{CC} = 5V$, EN = 5V, EDC = EIP2 = 0V, REF = IP2I = IP2Q = DCOI = DCOQ = 0.5V, $P_{DC} = -5dBm$ (so that the second second

| = 0.5V, P _{RF} = | –5dBm (–5dBm/tone for 2-tone IIP2 and | IIP3 tests), $P_{LO} = 6dBm$, unless otherwise note | ed. (Notes 2, 3, 5, 6, 9) | |
|---------------------------|---------------------------------------|--|---------------------------|---|
| | | | | 1 |

| SYMBOL | PARAMETER | CONDITIONS | MIN TYP | MAX | UNITS |
|--------------------------|---|---|-------------|------|-------|
| IRR | Image Rejection Ratio | (Note 10) | 53 | | dB |
| LO-RF | LO to RF Leakage | | -85 | | dBm |
| RF-LO | RF to LO Isolation | | 74 | | dB |
| f _{RF1} = 450MH | z, f _{RF2} = 451MHz, f _{L0} = 440MHz, L6 = 15nH, | C19 = 1.0pF, L5 = 12nH, C14 = 4.0pF | 1 | | |
| f _{RF(MATCH)} | RF Input Frequency Range | Return Loss > 10dB | 300 to 600 | | MHz |
| f _{LO(MATCH)} | LO Input Frequency Range | Return Loss > 10dB | 310 to 590 | | MHz |
| G _V | Voltage Conversion Gain | Loaded with 100Ω Pull-Up (Note 8) | 5.4 | | dB |
| NF | Noise Figure | Double-Side Band (Note 4) | 9.9 | | dB |
| NF _{BLOCKING} | Noise Figure Under Blocking Conditions | Double-Side Band, P _{RF} = 0dBm (Note 7) | 13.6 | | dB |
| IIP3 | Input 3rd Order Intercept | | 31 | | dBm |
| IIP2 | Input 2nd Order Intercept | Unadjusted, EIP2 = 0V | 70 | | dBm |
| IIP2 _{0PT} | Optimized Input 2nd Order Intercept | EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2 | 80 | | dBm |
| P1dB | Input 1dB Compression | | 12.6 | | dBm |
| DC _{OFFSET} | DC Offset at I/Q Outputs | Unadjusted, EDC = 0V (Note 13) | 2 | | mV |
| ΔG | I/Q Gain Mismatch | | 0.02 | | dB |
| Δφ | I/Q Phase Mismatch | | 0.25 | | Deg |
| IRR | Image Rejection Ratio | (Note 10) | 52 | | dB |
| LO-RF | LO to RF Leakage | | -80 | | dBm |
| RF-LO | RF to LO Isolation | | 70 | | dB |
| f _{RF1} = 900MH | z, f _{RF2} = 901MHz, f _{L0} = 940MHz, C17 = 1.5pl | F, L6 = 5.6nH, C13 = 2.2pF, L5 = 3.9nH | | | |
| f _{RF(MATCH)} | RF Input Frequency Range | Return Loss > 10dB | 630 to 1200 | | MHz |
| f _{LO(MATCH)} | LO Input Frequency Range | Return Loss > 10dB | 470 to 1100 | | MHz |
| G _V | Voltage Conversion Gain | Loaded with 100 Ω Pull-Up (Note 8) | 5.7 | | dB |
| NF | Noise Figure | Double-Side Band (Note 4) | 10 | | dB |
| NF _{BLOCKING} | Noise Figure Under Blocking Conditions | Double-Side Band, P _{RF} = 0dBm (Note 7) | 14.7 | | dB |
| IIP3 | Input 3rd Order Intercept | | 28 | | dBm |
| IIP2 | Input 2nd Order Intercept | Unadjusted, EIP2 = 0V | 65 | | dBm |
| IIP2 _{0PT} | Optimized Input 2nd Order Intercept | EIP2 = 5V, IP2I, IP2Q Adjusted for Minimum IM2 | 80 | | dBm |
| P1dB | Input 1dB Compression | | 13.1 | | dBm |
| DC _{OFFSET} | DC Offset at I/Q Outputs | Unadjusted, EDC = 0V (Note 13) | 2.5 | | mV |
| ΔG | I/Q Gain Mismatch | | 0.01 | | dB |
| Δφ | I/Q Phase Mismatch | | 0.7 | | Deg |
| IRR | Image Rejection Ratio | (Note 10) | 45 | | dB |
| LO-RF | LO to RF Leakage | | -75 | | dBm |
| RF-LO | RF to LO Isolation | | 65 | | dB |
| Power Supply | and Other Parameters | 1 | 1 | | |
| V _{CC} | Supply Voltage | | 4.75 5.0 | 5.25 | V |
| I _{CC} | Supply Current | $EDC = EIP2 = V_{CC}$ | 180 200 | 220 | mA |
| I _{CC(LOW)} | Supply Current | EDC = EIP2 = 0V | 174 194 | 214 | mA |
| I _{CC(OFF)} | Shutdown Current | EN < 0.3V | 11 | 900 | μA |
| t _{ON} | Turn-On Time | EN Transition from Logic Low to High (Note 14) | 0.2 | | μs |
| t _{OFF} | Turn-Off Time | EN Transition from Logic High to Low (Note 15) | 0.8 | | μs |
| V _{EH} | EN, EDC, EIP2 Input High Voltage (On) | | 2.0 | | V |
| V _{EL} | EN, EDC, EIP2 Input Low Voltage (Off) | | | 0.3 | V |



ELECTRICAL CHARACTERISTICS $T_C = 25^{\circ}C$, $V_{CC} = 5V$, EN = 5V, EDC = EIP2 = 0V, REF = IP2I = IP2Q = DCOI = DCOQ = 0.5V, $P_{RF} = -5dBm$ (-5dBm/tone for 2-tone IIP2 and IIP3 tests), $P_{LO} = 6dBm$, unless otherwise noted. (Notes 2, 3, 5, 6, 9)

| | PARAMETER | CONDITIONS | ΜΙΝ ΤΥΡ ΜΔΥ | |
|-------------------------|---|--|------------------------|--------|
| | | | 50 E0 | |
| IENH | | EN = 5.0V | 52 | μΑ |
| I _{EDCH} | EDC Pin Input Current | EDC = 5.0V | 33 | μA |
| I _{EIP2H} | EIP2 Pin Input Current | EIP2 = 5.0V | 50 | μA |
| V _{REF} | REF Pin Voltage | With REF Pin Unloaded | 0.5 | V |
| V _{REF(RANGE)} | REF Pin Voltage Range | When Driven with External Source | 0.4 to 0.7 | V |
| Z _{REF} | REF Input Impedance | (Note 11) | 2 1 | kΩ pF |
| | DCOI, DCOQ, IP2I, IP2Q Pin Voltage | Unloaded | 0.5 | V |
| | DCOI, DCOQ, IP2I, IP2Q Voltage Range | When Driven with External Source | 0 to 2V _{REF} | V |
| | DCOI, DCOQ, IP2I, IP2Q Impedance | (Note 11) | 8 1 | kΩ pF |
| | DCOI, DCOQ, IP2I, IP2Q Settling Time | For Step Input, Output with 90% of Final Value | 20 | ns |
| | DC Offset Adjustment Range | DCOI, DCOQ Swept from 0V to 1V, EDC = 5V | ±20 | mV |
| | DC Offset Drift Over Temperature | Unadjusted, EDC = 0V | 20 | μV/°C |
| V _{CM} | I ⁺ , I ⁻ , Q ⁺ , Q ⁻ Common Mode Voltage | | V _{CC} – 1.5 | V |
| Z _{OUT} | I ⁺ , I ⁻ , Q ⁺ , Q ⁻ Output Impedance | Single Ended | 100 6 | Ω pF |
| BW _{BB} | I ⁺ , I ⁻ , Q ⁺ , Q ⁻ Output Bandwidth | 100 Ω External Pull-Up, –3dB Corner Frequency | 530 | MHz |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Tests are performed with the test circuit of Figure 1.

Note 3: The LTC5584 is guaranteed to be functional over the -40° C to 105°C case temperature operating range.

Note 4: DSB noise figure is measured at the baseband frequency of 15MHz with a small-signal noise source without any filtering on the RF input and no other RF signal applied.

Note 5: Performance at the RF frequencies listed is measured with external RF and LO impedance matching, as shown in the table of Figure 1.

Note 6: The complementary outputs $(I^+, I^- \text{ and } Q^+, Q^-)$ are combined using a 180° phase-shift combiner.

Note 7: Noise figure under blocking conditions (NF_{BLOCKING}) is measured at an output noise frequency of 60MHz with an RF input blocking signal at f_{LO} + 1MHz. Both RF and LO input signals are appropriately filtered, as well as the baseband output. NF_{BLOCKING} measured at f_{LO} of 160MHz, 460MHz and 885MHz.

Note 8: Voltage conversion gain is calculated from the average measured power conversion gain of the I and Q outputs using the test circuit shown in Figure 1. Power conversion gain is measured with a 100Ω differential load impedance on the I and Q outputs.

Note 9: Baseband outputs have a 100Ω external pull-up resistor to V_{CC} as shown in the test circuit shown in Figure 1.

Note 10: Image rejection is calculated from the measured gain error and phase error using the method listed in the appendix.

Note 11: The DCOI, DCOQ, IP2I, IP2Q pins have an 8k internal resistor to ground. The REF pin has a 2k internal resistor to ground. If unconnected, these pins will float up to 500mV through internal current sources. A low output resistance voltage source is recommended for driving these pins.

Note 12: This is the recommended operating range, operation outside the listed range is possible with degraded performance to some parameters.

Note 13: DC offset measured differentially between I⁺ and I⁻ and between Q^+ and Q^- . The reported value is the mean of the absolute values of the characterization data distribution.

Note 14: Baseband amplitude is within 10% of final value.

Note 15: Baseband amplitude is at least 30dB down from its on state.



DC PERFORMANCE CHARACTERISTICS EN = 5V, EDC = 0V and EIP2 = 0V. Test circuit shown in Figure 1



TYPICAL PERFORMANCE CHARACTERISTICS 140MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 130MHz$, $f_{RF1} = 140MHz$, $f_{RF2} = 141MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$,

EIP2 = 0V, REF = 0.5V, T_C = 25°C, P_{LO} = 6dBm, f_{LO} = 130MHz, f_{RF1} = 140MHz, f_{RF2} = 141MHz, f_{BB} = 10MHz, P_{RF1} = P_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.



TYPICAL PERFORMANCE CHARACTERISTICS 140MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 130MHz$, $f_{RF1} = 140MHz$, $f_{RF2} = 141MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.







IIP2 vs IP2I, IP2Q Trim Voltage



Noise Figure and Conversion Gain vs Temperature (T_C)



IIP2 vs RF Tone Spacing



Noise Figure and Conversion Gain vs LO Power



2x2 Half-IF IIP2 vs RF to LO Tone Spacing



Noise Figure vs RF Power and IP2I, IP2Q Trim Voltage





TYPICAL PERFORMANCE CHARACTERISTICS 140MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 130MHz$, $f_{RF1} = 140MHz$, $f_{RF2} = 141MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.



5584 G21

LO FREQUENCY (MHz)

5584 G22

LO FREQUENCY (MHz)

TYPICAL PERFORMANCE CHARACTERISTICS 450MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, REF = 0.5V, EIP2 = 0V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 440MHz$, $f_{RF1} = 450MHz$, $f_{RF2} = 451MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.





5584f

TYPICAL PERFORMANCE CHARACTERISTICS 450MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, REF = 0.5V, EIP2 = 0V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 440MHz$, $f_{RF1} = 450MHz$, $f_{RF2} = 451MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.



20

200

300

400

500

LO FREQUENCY (MHz)

600

700

5584 G39

-100

200

300

400

LO FREQUENCY (MHz)

500

600

700

5584 G38

5584f

TYPICAL PERFORMANCE CHARACTERISTICS 900MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}$ C, $P_{L0} = 6$ dBm, $f_{L0} = 890$ MHz, $f_{RF1} = 900$ MHz, $f_{RF2} = 901$ MHz, $f_{BB} = 10$ MHz, $P_{RF1} = P_{RF2} = -5$ dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.



RF TONE SPACING (MHz)

5584 G47

5584 G48 5584f

RF TO LO SPACING (MHz)

IP2I, IP2Q (V)

5585 G46

 $\label{eq:thm:thm:texp} \begin{array}{l} \textbf{TYPICAL PERFORMANCE CHARACTERISTICS} \\ \textbf{EDC = 0V, EIP2 = 0V, REF = 0.5V, T_C = 25^{\circ}C, P_{L0} = 6dBm, f_{L0} = 890MHz, f_{RF1} = 900MHz, f_{RF2} = 901MHz, f_{BB} = 10MHz, \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and Mini-Circuits PSCJ-2-1 180^{\circ} combiner at baseband outputs de-embedded from measurement \\ \textbf{P}_{RF1} = \textbf{P}_{RF2} = -5dBm, DC Blocks and D$ unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.





TYPICAL PERFORMANCE CHARACTERISTICS 900MHz application. $V_{CC} = 5V$, EN = 5V, EDC = 0V, EIP2 = 0V, REF = 0.5V, $T_C = 25^{\circ}C$, $P_{L0} = 6dBm$, $f_{L0} = 890MHz$, $f_{RF1} = 900MHz$, $f_{RF2} = 901MHz$, $f_{BB} = 10MHz$, $P_{RF1} = P_{RF2} = -5dBm$, DC Blocks and Mini-Circuits PSCJ-2-1 180° combiner at baseband outputs de-embedded from measurement unless otherwise noted. Test circuit with RF and LO ports impedance matched as in Figure 1.



PHASE ERROR (DEGREES)

5584 G65

IMAGE REJECTION (dB) 5584 G66



5584f

GAIN ERROR (dB)

5584 G64



PIN FUNCTIONS

IP2Q, IP2I (Pin 1, Pin 4): IIP2 Adjustment Analog Control Voltage Input for Q and I Channel. A decoupling capacitor is recommended on this pin. A low output resistance voltage source is recommended for driving these pins. These pins should be left floating if unused.

DCOQ, DCOI (Pin 2, Pin 3): DC Offset Analog Control Voltage Input for Q and I Channel. A decoupling capacitor is recommended on this pin. A low output resistance voltage source is recommended for driving these pins. These pins should be left floating if unused.

RF⁺, **RF⁻** (**Pin 5**, **Pin 6**): RF Differential Inputs. An external balun transformer with matching is used to obtain good return loss across the RF input frequency range. The RF pin should be DC-blocked with a 0.01μ F coupling capacitor.

GND (Pins 8, 13, 14, Exposed Pad Pin 25): Ground. These pins must be soldered to the RF ground plane on the circuit board. The backside exposed pad ground connection should have a low inductance connection and good thermal contact to the printed circuit board ground plane using many through-hole vias. See Figures 2 and 3.

EN (Pin 7): Enable Pin. When the voltage on the EN pin is a logic high, the chip is completely turned on; the chip is completely turned off for a logic low. An internal 200k pull-down resistor ensures the chip remains disabled if there is no connection to the pin (open-circuit condition).

 V_{BIAS} (Pin 9): This pin can be pulled to ground through a resistor to lower the current consumption of the chip. See Applications Information.

 V_{CC} (Pin 10): Positive Supply Pin. This pin should be bypassed with shunt 0.01µF and 1µF capacitors.

EDC (Pin 11): DC Offset Adjustment Mode Enable Pin. When the voltage on the EDC pin is a logic high, the DC offset control circuitry is enabled. The circuitry is disabled for a logic low. An internal 200k pull-down resistor ensures the circuitry remains disabled if there is no connection to the pin (open-circuit condition).

EIP2 (Pin 12): IP2 Offset Adjustment Mode Enable Pin. When the voltage on the EIP2 pin is a logic high, the IP2 adjustment circuitry is enabled. The circuitry is disabled for a logic low. An internal 200k pull-down resistor ensures the circuitry remains disabled if there is no connection to the pin (open-circuit condition).

 $L0^+$, $L0^-$ (Pin 15, Pin 16): LO Inputs. External matching is required to obtain good return loss across the LO input frequency range. Can be driven single ended or differentially with an external transformer. The LO pins should be DC-blocked with 0.01µF coupling capacitors.

 V_{CAP} , CMQ, CMI (Pin 17, Pin 18, Pin 19): Common Mode Bypass Capacitor Pins. It is recommended that CMI and CMQ be connected to V_{CAP} through 0.1μ F capacitors. Nothing else should be connected to V_{CAP} since it is connected to V_{CC} inside the chip.

I⁺, **I**⁻, **Q**⁺, **Q**⁻ (**Pin 23**, **Pin 22**, **Pin 21**, **Pin 20**): Differential Baseband Output Pins for the I Channel and Q Channel. The DC bias point is $V_{CC} - 1.5V$ for each pin. These pins must have an external 100Ω or an inductor pull-up to V_{CC} .

REF (Pin 24): Voltage Reference Input for Analog Control Voltage Pins. A decoupling capacitor is recommended on this pin. A low output resistance voltage source is recommended for driving this pin. This pin should be left floating if unused.

BLOCK DIAGRAM



5584f

TEST CIRCUIT



| | RF MATCH | | | | LO MATCH | |
|-----------------|----------|-------|-------|-------|----------|-------|
| FREQUENCY RANGE | C17 | L6 | C19 | C13 | L5 | C14 |
| 140MHz | | 68nH | 8.0pF | | 82nH | |
| 450MHz | | 15nH | 1.0pF | | 12nH | 4.0pF |
| 900MHz | 1.5pF | 5.6nH | | 2.2pF | 3.9nH | |

| REF DES | VALUE | SIZE | VENDOR | REF DES | VALUE | SIZE | VENDOR |
|-------------------------|-----------|------|--------|-------------------|-----------|---------|-----------------------------|
| C10, C11, C31-C35 | 0.1µF | 0402 | Murata | L5, L6 | See Table | 0402 | Murata |
| C15, C38-C41 | 0.01µF | 0402 | Murata | R9, R11, R13, R14 | 100Ω | 0402 | Vishay |
| C13, C14, C17, C19 | See Table | 0402 | Murata | T1, T2 | 1:1 | AT224-1 | Mini-Circuits TC1-1-13M+ |
| C16, C21, C22, C29, C30 | 1µF | 0402 | Murata | | | | |

Figure 1. Test Circuit Schematic



TEST CIRCUIT



Figure 2. Component Side of Evaluation Board

Figure 3. Bottom Side of Evaluation Board

APPLICATIONS INFORMATION

The LTC5584 is an IQ demodulator designed for high dynamic range receiver applications. It consists of RF transconductance amplifiers, I/Q mixers, quadrature LO amplifiers, IIP2 and DC offset correction circuitry, and bias circuitry.

Operation

As shown in the Block Diagram for the LTC5584, the RF signal is applied to the inputs of the RF transconductor V-to-I converters and is then demodulated into I/Q baseband signals using quadrature LO signals which are internally generated by a precision 90° phase shifter. The demodulated I/Q signals are lowpass filtered on-chip with a –3dB bandwidth of 530MHz. The differential outputs of the I-channel and Q-channel are well matched in amplitude and their phases are 90° apart.

RF Input Port

Figure 4 shows the demodulator's differential RF input which consists of high linearity transconductance amplifiers (V-I converters). External DC voltage should not be applied to the RF input pins. DC current flowing into the pins may cause damage to the transconductance amplifiers. Series DC blocking capacitors should be used to couple the RF input pins to the RF signal source.

The RF input port can be externally matched over the operating frequency range with simple L-C matching. An input return loss greater than 10dB can be obtained over a fractional bandwidth of greater than 66% with this method. Figure 5 shows the RF input return loss for various matching component values. Table 1 shows the differential and single-ended S parameters for the RF input without using any external matching components. The input transmission line length and balun are de-embedded from the measurement.





Figure 4: Simplified Schematic of the RF Interface

Table 1. RF Input S Parameters

| | S11 (DIFF | ERENTIAL) | S11 (SING | LE ENDED) |
|-------|-----------|-----------|-----------|-----------|
| (MHz) | MAG | ANGLE(°) | MAG | ANGLE(°) |
| 10 | 0.5657 | -2.416 | 0.3253 | -5.287 |
| 20 | 0.55 | -2.674 | 0.3055 | -5.761 |
| 40 | 0.5391 | -2.288 | 0.2938 | -4.499 |
| 80 | 0.5349 | -2.268 | 0.2984 | -4.517 |
| 140 | 0.5336 | -2.946 | 0.3097 | -9.805 |
| 200 | 0.5329 | -3.836 | 0.2989 | -16.34 |
| 300 | 0.5317 | -5.453 | 0.2732 | -21.46 |
| 400 | 0.5301 | -7.128 | 0.2614 | -24.35 |
| 450 | 0.5292 | -7.975 | 0.2583 | -25.79 |
| 500 | 0.5282 | -8.826 | 0.2562 | -27.29 |
| 600 | 0.5258 | -10.54 | 0.2536 | -30.43 |
| 700 | 0.523 | -12.25 | 0.2523 | -33.66 |
| 800 | 0.5199 | -13.97 | 0.2517 | -36.88 |
| 900 | 0.5164 | -15.7 | 0.2519 | -39.97 |
| 1000 | 0.5124 | -17.43 | 0.2529 | -42.85 |
| 1100 | 0.5082 | -19.17 | 0.2556 | -45.49 |
| 1200 | 0.5035 | -20.91 | 0.2609 | -48.02 |
| 1300 | 0.4985 | -22.66 | 0.2693 | -50.73 |
| 1400 | 0.4931 | -24.42 | 0.2804 | -53.98 |
| 1500 | 0.4873 | -26.19 | 0.2925 | -57.96 |
| 1600 | 0.4812 | -27.97 | 0.3035 | -62.52 |
| 1700 | 0.4747 | -29.77 | 0.3122 | -67.36 |
| 1800 | 0.4678 | -31.58 | 0.3187 | -72.19 |
| 1900 | 0.4606 | -33.41 | 0.3235 | -76.87 |
| 2000 | 0.453 | -35.26 | 0.3271 | -81.36 |

Note: Differential S parameters measured with 1:1 balun and singleended S parameters measured with 50Ω termination on unused port. Larger bandwidths can be obtained by using more elements. For example Figure 6 shows an L-C match having a bandwidth of about 98% where return loss is >10dB. Figure 7 shows the RF input return loss for the wide bandwidth match.



Figure 5. RF Input Return Loss



Figure 6. Wide Bandwidth RF Input Match



Figure 7. RF Input Return Loss for Wideband Match



Broadband Performance

To get an idea of the broadband performance of the LTC5584, a 6dB pad can be put on the RF and LO ports, and the ports can be left unmatched. The measured RF performance for this configuration is shown in Figures 8, 9, 10 and 11 with the 6dB pad de-embedded. The RF tone spacing is 1MHz, and f_{LO} is 10MHz lower than f_{RF} . The conversion gain is lower than under the impedance matched condition, and correspondingly the P1dB, IIP3, and NF are higher. As shown, the part can be used at frequencies outside its specified operating range with reduced conversion gain and higher NF.



Figure 8. Broadband IIP3 and IP1dB



Figure 9. Broadband IIP2

LO Input Port

The demodulator's LO input interface is shown in Figure 12. The input consists of a high precision quadrature phase shifter which generates 0° and 90° phase shifted LO signals for the LO buffer amplifiers to drive the I/Q mixers. DC blocking capacitors are required on the LO⁺ and LO⁻ inputs.

The differential and single-ended LO input S parameters with the input transmission lines and balun de-embedded are listed in Table 2.



Figure 10. Broadband NF and Gain



Figure 11. Broadband Image Rejection



5584f



Figure 12. Simplified Schematic of LO Input Interface with External Matching Components

| Table 2. LO Input S-Parameters | | | | | | | | |
|--------------------------------|------------|----------|-----------|-----------|--|--|--|--|
| FREQUENCY | S11 (DIFFE | RENTIAL) | S11 (SING | LE ENDED) | | | | |
| (MHz) | MAG | ANGLE(°) | MAG | ANGLE(°) | | | | |
| 10 | 0.8138 | -1.736 | 0.7869 | -1.896 | | | | |
| 20 | 0.8485 | -6.615 | 0.8127 | -6.425 | | | | |
| 40 | 0.7857 | -18.67 | 0.7382 | -16.33 | | | | |
| 80 | 0.6608 | -25.61 | 0.6356 | -20.1 | | | | |
| 140 | 0.5968 | -33.93 | 0.5801 | -25.43 | | | | |
| 200 | 0.5515 | -42.29 | 0.5395 | -30.5 | | | | |
| 300 | 0.4932 | -54.56 | 0.4911 | -37.49 | | | | |
| 400 | 0.4538 | -65.21 | 0.4606 | -43.5 | | | | |
| 450 | 0.4396 | -70.18 | 0.4498 | -46.36 | | | | |
| 500 | 0.4283 | -75.01 | 0.441 | -49.17 | | | | |
| 600 | 0.412 | -84.37 | 0.4278 | -54.67 | | | | |
| 700 | 0.4018 | -93.45 | 0.4187 | -60.04 | | | | |
| 800 | 0.3958 | -102.3 | 0.4124 | -65.26 | | | | |
| 900 | 0.3928 | -110.9 | 0.4083 | -70.32 | | | | |
| 1000 | 0.3921 | -119.2 | 0.4059 | -75.21 | | | | |
| 1100 | 0.3931 | -127.2 | 0.405 | -79.94 | | | | |
| 1200 | 0.3955 | -135 | 0.4052 | -84.52 | | | | |
| 1300 | 0.399 | -142.4 | 0.4064 | -88.94 | | | | |
| 1400 | 0.4035 | -149.5 | 0.4084 | -93.23 | | | | |
| 1500 | 0.4088 | -156.3 | 0.411 | -97.37 | | | | |
| 1600 | 0.4148 | -162.9 | 0.4143 | -101.4 | | | | |
| 1700 | 0.4213 | -169.1 | 0.4181 | -105.3 | | | | |
| 1800 | 0.4283 | -175.1 | 0.4224 | -109.1 | | | | |
| 1900 | 0.4357 | -180.8 | 0.4271 | -112.8 | | | | |
| 2000 | 0.4435 | -186.2 | 0.4322 | -116.4 | | | | |

Note: Differential S parameters measured with 1:1 balun and singleended S parameters measured with 50Ω termination on unused port. Figure 13 shows LO input return loss using the Mini-Circuits TC1-1-13M⁺ 1:1 balun with various matching component values.

For optimum IIP2 and large-signal NF performance the LO inputs should be driven differentially with a 1:1 balun such as the Mini-Circuits TC1-1-13M⁺ or M/A Com ETC1-1-13. As shown in Figure 14, the LO input can also be driven single-ended from either the LO⁺ or LO⁻ input. The unused port should be DC-blocked and terminated with a 50 Ω load. Figure 15 compares the uncalibrated IIP2 performance of single ended versus differential LO drive.



Figure 13. LO Input Return Loss



55841



Figure 14. Recommended Single-Ended LO Input Configuration



Figure 15. Broadband IIP2 with Differential and Single-Ended LO Drive

I-Channel and Q-Channel Outputs

The phase relationship between the I-channel output signal and the Q-channel output signal is fixed. When the LO input frequency is higher (or lower) than the RF input frequency, the Q-channel outputs (Q^+, Q^-) lead (or lag) the I-channel outputs (I^+, I^-) by 90°.

Each of the I-channel and Q-channel outputs is internally connected to V_{CC} through a 100 Ω resistor. In order to maintain an output DC bias voltage of $V_{CC} - 1.5$ V, external 100 Ω pull-up resistors or equivalent 15mA DC current sources are required. Each single-ended output has an impedance of 100 Ω in parallel with a 6pF internal capacitor. With an external 100 Ω pull-up resistor this forms a lowpass filter with a -3dB corner frequency at 530MHz.

The outputs can be DC coupled or AC coupled to external loads. The voltage conversion gain is reduced by the external load by:

$$20Log_{10}\left(\frac{1}{2} + \frac{50\Omega}{R_{PULL-UP} ||R_{LOAD(SE)}}\right) dB$$

when the output port is terminated by $R_{LOAD(SE)}$. For instance, the gain is reduced by 6dB when each output pin is connected to a 50Ω load (or 100Ω differentially). The output should be taken differentially (or by using differential-to-single-ended conversion) for best RF performance, including NF and IIP2. When no external filtering or matching components are used, the output response is determined by the loading capacitance and the total resistance loading the outputs. The -3dB corner frequency, f_C , is given by the following equation:

 $f_{C} = [2\pi(R_{LOAD(SE)}||100\Omega||R_{PULL-UP}) (6pF)]^{-1}$

Figure 16 shows the actual measured output response with various load resistances.

Figure 17 shows a simplified model of the I, Q outputs with a 100Ω differential load and 100Ω pull-ups. The -1dB bandwidth in this configuration is about 520MHz, or about twice the -1dB bandwidth with no load.

Figure 18 shows a simplified model of the I, Q outputs with a L-C matching network for bandwidth extension. Capacitor C_S serves to filter common mode LO switching noise immediately at the demodulator outputs. Capacitor C_C in combination with inductor L_S is used to peak the



Figure 16. Conversion Gain Baseband Output Response with $R_{LOAD(DIFF)} = 100\Omega$, 200Ω , 400Ω and 1k and $R_{PULL-UP} = 100\Omega$



output response to give greater bandwidth of 650MHz. In this case, capacitor C_C was chosen as a common mode capacitor instead of a differential mode capacitor to increase rejection of common mode LO switching noise.

When AC output coupling is used, the resulting highpass filter's -3dB roll-off frequency, f_C , is defined by the R-C constant of the external AC coupling capacitance, C_{AC} , and the differential load resistance, $R_{LOAD(DIFF)}$:

$$f_{C} = [2\pi \bullet R_{LOAD(DIFF)} \bullet C_{AC}]^{-1}$$

Care should be taken when the demodulator's outputs are DC coupled to the external load to make sure that the I/Q mixers are biased properly. If the current drain from the outputs exceeds about 6mA, there can be significant degradation of the linearity performance. Keeping the common mode output voltage of the demodulator above 3.15V,



Figure 17. Simplified Model of the Baseband Output

with a 5V supply, will ensure optimum performance. Each output can sink no more than 30mA when the outputs are connected to an external load with a DC voltage higher than $V_{CC} - 1.5V$.

In order to achieve the best IIP2 performance, it is important to minimize high frequency coupling among the baseband outputs, RF port, and LO port. Although it may increase layout complexity, routing the baseband output traces on the backside of the PCB can improve uncalibrated IIP2 performance. Figure 19 shows the alternate layout having the baseband outputs on the backside of the PCB.



Figure 19. Alternate Layout of PCB with Baseband Outputs on the Backside







Analog Control Voltage Pins

Figure 20 shows the equivalent circuit for the DCOI, DCOQ, IP2I, and IP2Q pins. Internal temperature compensated 62.5μ A current sources keep these pins biased at a nominal 500mV through 8k resistors. A low impedance voltage source with a source resistance of less than 200Ω is recommended to drive these pins.

As shown in Figure 21, the REF pin is similar to the DCOI pin, but the bias current source is 250μ A, and the internal resistance is 2k. If this pin is left disconnected, it will self-bias to 500mV. A low impedance voltage source with a source resistance of less than 200Ω is recommended to drive this pin. The control voltage range of the DCOI, DCOQ, IP2I and IP2Q pins is set by the REF pin. This range is equal to 0V to twice the voltage on the REF pin, whether internally or externally applied.

It is recommended to decouple any AC noise present on the signal lines that connect to the analog control-voltage inputs. A shunt capacitor to ground placed close to these pins can provide adequate filtering. For instance, a value of 1000pF on the DCOI, DCOQ, IP2I and IP2Q pins will provide a corner frequency of around 6 to 7MHz. A similar corner frequency can be obtained on the REF pin with a value of 3900pF. Using larger capacitance values such as 0.1μ F is recommended on these pins unless a faster control response is needed. Figure 22 shows the input response -3dB bandwidth for the pins versus shunt capacitance when driven from a 50Ω source.

DC Offset Adjustment Circuitry

Any sources of LO leakage to the RF input of a direct conversion receiver will contribute to the DC offsets of its baseband outputs. The LTC5584 features DC offset adjustment circuitry to reduce such effects. When the EDC pin is a logic high the circuitry is enabled and the resulting DC offset adjustment range is typically ±20mV. In a typical direct conversion receiver application, DC offset calibration will be done periodically at a time when no receive data is present and when the receiver DC levels have sufficiently settled.



Figure 20. Simplified Schematic of the Interface for the DCOI, DCOQ, IP2I and IP2Q Pins



Figure 21. Simplified Schematic of the REF Pin Interface



Figure 22. Input Response Bandwidth for the DCOI, DCOQ, IP2I and IP2Q Pins



DC Offset Adjustment Example

Figure 23 shows a typical direct conversion receive path having a DSP feedback path for DC offset adjustment. Any sources of LO leakage to the RF input of the LTC5584 demodulator will contribute to the DC offset of the receiver. This includes both static and dynamic DC offsets. If the coupling is static in nature due to fixed board-level leakage paths, the resulting DC offset does not typically need to be adjusted at a high repetition rate. Dynamic DC offsets due to transmitter transient leakage or antenna reflection can be much harder to correct for and will require a faster update rate from the DSP.

LO leakage into the RF port of the demodulator causes a DC offset at the baseband outputs which is then multiplied by the gain in the baseband path. The usable ADC voltage window will be reduced by the amplified DC offset, resulting in lower dynamic range. Using DSP, this DC offset value can be averaged and sampled at a given update rate and then a 1D minimization algorithm can be applied before a new DCOI or DCOQ control signal is generated to minimize the offset. The 1-D minimization algorithm can be implemented in many ways such as golden-section search, backtracking, or Newton's method.

IM2 Adjustment Circuitry

The LTC5584 also contains circuitry for the independent adjustment of IM2 levels on the I and Q channels. When the EIP2 pin is a logic high, this circuitry is enabled and the IP2I and IP2Q analog control voltage inputs are able to adjust the IM2 level. The IM2 level can be effectively minimized over a large range of the baseband bandwidth. The circuitry has an effective baseband frequency upper limit of about 200MHz. Any IM2 component that falls in this frequency range can be minimized. Beyond this frequency, the gain of the IM2 correction amplifier falls off appreciably and the circuit no longer improves IP2 performance. The lower baseband frequency limit of the IM2 adjustment circuitry is set by the common mode reference decoupling capacitor at the CMI and CMQ pins. Below this frequency the circuit can not minimize the IM2 component.

Figure 24 shows the CMI (and identical CMQ) pin interface. These pins have an internal 40pF decoupling capacitance to V_{CC} , to provide a reference for the IP2 adjustment circuitry. The lower 3dB frequency limit, f_C , of the circuitry is set by the following equation:

 $f_{C} = [2\pi \bullet 500(40pF + C_{CM(EXT)})]^{-1}$

Without any external capacitor on the CMI or CMQ pin the lower limit is 8MHz. By adding a 0.1 μ F capacitor, C_{CM(EXT)}, between the CMI and CMQ pins to V_{CAP}, the lower –3dB frequency corner can be reduced to 3kHz. Figure 25 shows IIP2 as a function of RF frequency spacing versus common mode decoupling capacitance values of 0.1 μ F and 1500pF. There is effectively no limit on the size of this capacitor,







Figure 23. Block Diagram of a Receiver with a DSP Feedback Loop for DC Offset Adjustment



other than the impact it has on enable time for the IM2 circuitry to be operational. When the chip is disabled, there is no current in the I or Q mixers, so the common mode output voltage will be equal to V_{CC} (if no DC common mode current is being drawn by external baseband circuitry such as a baseband amplifier). When the chip is enabled, the off-chip common mode decouping capacitor must charge up through a 500 Ω resistor. The time constant for this is essentially 500 Ω times the common mode decoupling capacitance value. For example, with a 0.01µF capacitor this wait time is approximately 30µs. Figure 26 shows the pulsed enable response of the common-mode output voltage with 0.01µF on the CMI and CMQ pins.



Figure 25. IIP2 vs Common Mode Decoupling Capacitance



Figure 26. Common Mode Output Voltage with a Pulsed Enable

IM2 Suppression Example

IM2 adjustment circuitry can be used in a typical transceiver loop-back application as shown in Figure 27. In this example a 2-tone SSB training source of f1 = 20MHz and f2 = 21MHzis generated in DSP and upconverted by the LTC5588-1 guadrature modulator to RF tones at 870MHz and 871MHz using an LO source at 850MHz. A narrowband RF filter is required to remove the IM2 component generated by the LTC5588-1. During the loopback test these RF tones are routed through high isolation switches and an attenuation pad to the LTC5584 demodulator input. The tones are then downconverted by the same LO source at 850MHz to produce two tones at the baseband outputs of 20MHz and 21MHz plus an IM2 impairment signal at 1MHz. After baseband channel filtering and amplification the output of the ADC is filtered by a 1MHz bandpass filter in DSP to isolate the IM2 tone. The power in this tone is calculated in DSP and then a 1-D minimization algorithm is applied to calculate the correction signal for the IP2I control voltage pin. The 1-D minimization algorithm can be implemented in many ways such as golden-section search, backtracking or Newton's method.

Enable Interface

A simplified schematic of the EN pin is shown in Figure 28. The enable voltage necessary to turn on the LTC5584 is 2V. To disable or turn off the chip, this voltage should be below 0.3V. If the EN pin is not connected, the chip is disabled.

Figures 29 and 30 show the simplified schematics for the EDC and EIP2 pins.

It is important that the voltage applied to the EN, EDC and EIP2 pins should never exceed V_{CC} by more than 0.3V. Otherwise, the supply current may be sourced through the upper ESD protection diode connected at the pin. Under no circumstances should voltage be applied directly to the enable pins before the supply voltage is applied to the V_{CC} pin. If this occurs, damage to the IC may result. A 1k resistor in series with the enable pin can be used to limit current.

Reducing Power Consumption

Figure 31 shows the simplified schematic of the V_{BIAS} interface. The V_{BIAS} pin can be used to lower the mixer $_{\rm 5584f}$





Figure 27. Block Diagram for a Direct Conversion Transceiver with IM2 Adjustment. Only the I-Channel Is Shown



Figure 28. Simplified Schematic of the EN Pin Interface



Figure 29. Simplified Schematic of the EDC Pin Interface

core bias current and total power consumption for the chip. For example, adding 487Ω from the V_{BIAS} pin to GND will lower the DC current to 169mA, at the expense of reduced IIP3 performance. Figure 32 shows IIP3 and







Figure 31. Simplified Schematic of the V_{BIAS} Pin Interface

P1dB performance versus DC current and resistor value. An optional capacitor, C_{OPT} in Figure 31, has minimal effect on improving PSRR and IIP2.

