## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## 30 MHz to 1300 MHz Low Power Direct Quadrature Modulator

 DESCRIPTIONThe LTC®5599 is a direct conversion I/Q modulator designed for low power wireless applications that enable direct modulation of differential baseband I and Q signals on an RF carrier. Single side-band modulation or side-band suppressed upconversion can be achieved by applying $90^{\circ}$ phase-shifted signals to the I and Q inputs. The I/Q baseband input ports can be either AC or DC coupled to a source with a common mode voltage level of about 1.4V. The SPI interface controls the supply current, modulator gain, and allows optimization of the LO carrier feedthrough and side-band suppression, with sine wave or square wave LO drive. A fixed LC network on the LO and RF ports covers a continuous 90 MHz to 1300 MHz operation. An on-chip thermometer can be activated to compensate for gain-temperature variations. More accurate temperature measurements can be made using an on-chip diode. In addition, a continuous analog gain control ( $\mathrm{V}_{\text {CTRL }}$ ) pin can be used for fast power control.

[^0]
## feATURES

- Frequency Range: 30MHz to 1300 MHz
- Low Power: 2.7V to 3.6V Supply; 28mA
- Low LO Carrier Leakage: -51.5 dBm at 500 MHz
- Side-Band Suppression: -52.6 dBc at 500 MHz
- Output IP3: 20.8dBm at 500 MHz
- Low RF Output Noise Floor: $-156 \mathrm{dBm} / \mathrm{Hz}$ at 6 MHz Offset, $\mathrm{P}_{\mathrm{RF}}=3 \mathrm{dBm}$
- Sine Wave or Square Wave LO Drive
- SPI Control:

Adjustable Gain: -19dB to OdB in 1dB Steps
Effecting Supply Current from 8mA to 35mA I/Q Offset Adjust: -65dBm LO Carrier Leakage I/Q Gain/Phase Adjust: -60dBc Side-Band Suppressed

- 24-Lead QFN 4mm $\times 4 \mathrm{~mm}$ Package


## APPLICATIONS

- Wireless Microphones
- Battery Powered Radios
- Ad-Hoc Wireless Infrastructure Networks
- "White-Space" Transmitters
- Software Defined Radios (SDR)
- Military Radios

EVM and Noise Floor vs RF Output
Power and Digital Gain Setting with 1Ms/s 16-QAM Signal

ABSOLUTE MAXIMUM RATIOGS(Note 1)
Supply Voltage ..... 3.8 V
Common Mode Level of BBPI, BBMI, and BBPQ, BBMQ ..... 2V
LOL, LOC DC Voltage ..... $\pm 0.1 \mathrm{~V}$
LOL, LOC Input Power (Note 15) ..... 20dBm
Current Sink of TEMP, SDO

$\qquad$

$\qquad$
Voltage on Any Pin (Note 16) -0.3 V to $\mathrm{V}_{C C}+0.3 \mathrm{~V}$
TJMAX ..... $150^{\circ} \mathrm{C}$
Case Operating Temperature Range .....  $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$Storage Temperature Range
$\qquad$ .$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn


## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | CASE TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC5599IUF\#PBF | LTC5599IUF\#TRPBF | 5599 | $24-$ Lead $(4 \mathrm{~mm} \times 4 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
Please refer to: http://www.linear.com/designtools/packaging/ for the most recent package drawings.

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{OBBm}, \mathrm{BBPI}, \mathrm{BBMI}, \mathrm{BBPQ}$, BBMQ common mode DC voltage $V_{\text {CMBB }}=1.4 \mathrm{~V}_{\mathrm{DC}}$, I and Q baseband input signal $=2 \mathrm{MHz}, 2.1 \mathrm{MHz}, 1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}(\mathrm{DIFF}, \mathrm{I}}$ or a$)$, I and $\mathrm{Q} 90^{\circ}$ shifted, lower sideband selection, all registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.

$\mathrm{f}_{\mathrm{L} 0}=150 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 1}=147.9 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=148 \mathrm{MHz}$, Register $0 \times 00=0 \times 62$


ELECTRICAL CHARACTERISTICS The • denotes the speciificaions which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}, \mathrm{BBPI}, \mathrm{BBMI}, \mathrm{BBPQ}$, BBMQ common mode DC voltage $V_{C M B B}=1.4 V_{D C}$, I and $Q$ baseband input signal $=2 \mathrm{MHz}, 2.1 \mathrm{MHz}, 1 V_{\text {P-P(DIFF, }}$ or a$)$, I and $\mathrm{Q} 90^{\circ}$ shifted, lower sideband selection, all registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :---: | :---: | :---: | UNITS

$\mathrm{f}_{\mathrm{L} 0}=500 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 1}=497.9 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=498 \mathrm{MHz}$, Register $0 \times 00=0 \times 2 \mathrm{D}$

| $\mathrm{S}_{22(0 \mathrm{~N})}$ | RF Port Return Loss |  | -26 | dB |
| :---: | :---: | :---: | :---: | :---: |
| flo(Match) | LO Match Frequency Range | S11 <-10dB | 180 to 1900 | MHz |
| Gain | Conversion Voltage Gain | $20 \cdot \log \left(\mathrm{~V}_{\text {RF(OUT) }}(50 \Omega) / V_{\text {IN(DIFF) }}(1\right.$ or Q $)$ ) | -7.7 | dB |
| POUT | Absolute Output Power | $1 V_{\text {P-P(PIIFF }}$ CW Signal, I and Q | -3.7 | dBm |
| OP1dB | Output 1dB Compression |  | 5.0 | dBm |
| 0 OP2 | Output 2nd Order Intercept | (Note 5) | 63.6 | dBm |
| O1P3 | Output 3rd Order Intercept | (Note 6) | 20.8 | dBm |
| NFloor | RF Output Noise Floor | No Baseband AC Input Signal (Note 3) $\mathrm{P}_{\text {Out }}=3 \mathrm{dBm}$ (Note 3) | $\begin{aligned} & -156.7 \\ & -156.0 \\ & \hline \end{aligned}$ | $\mathrm{dBm} / \mathrm{Hz}$ dBm/Hz |
| SB | Side-Band Suppression | (Note 7) | -52.6 | dBC |
| LOFT | Carrier Leakage (LO Feedthrough) | (Note 7) <br> EN = Low (Note 7) | $\begin{aligned} & -51.5 \\ & -67.5 \end{aligned}$ | $\begin{aligned} & \mathrm{dBm} \\ & \mathrm{dBm} \end{aligned}$ |
| 2LOFT | LO Feedthrough at 2xL0 |  | -61 | dBm |
| 2LO | Signal Powers at 2xL0 | $\begin{aligned} & \text { Maximum of } 2 f_{\mathrm{LO}}-2 f_{\mathrm{BB}} ; 2 \mathrm{f}_{\mathrm{LO}}-f_{\mathrm{BB}} ; 2 f_{\mathrm{LO}}+f_{\mathrm{BB}}, \\ & 2 f_{\mathrm{LO}}+2 f_{\mathrm{BB}}, \end{aligned}$ | -51 | dBC |
| 3LOFT | L0 Feedthrough at 3xL0 |  | -62 | dBm |
| 3 LO | Signal Powers at 3xL0 | Maximum of 3f $\mathrm{LO}-\mathrm{f}_{\mathrm{BB}} ; 3 \mathrm{f}_{\text {LO }}+\mathrm{f}_{\mathrm{BB}}$ | -11.8 | dBC |
| BW1dB $_{\text {BB }}$ | -1dB Baseband Bandwidth | $\mathrm{R}_{\text {SOURCE }}=50 \Omega$, Differential | 29 | MHz |
| $\mathrm{BW}^{\text {d }} \mathrm{BB}_{\text {BB }}$ | -3dB Baseband Bandwidth | $\mathrm{R}_{\text {SOURCE }}=50 \Omega$, Differential | 57 | MHz |

$\mathrm{f}_{\mathrm{LO}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 1}=897.9 \mathrm{MHz}, \mathrm{f}_{\text {RF2 }}=898 \mathrm{MHz}$, Register $0 \times 00=0 \times 12$

| $\mathrm{S}_{22 \text { (ON) }}$ | RF Port Return Loss |  | -28 | dB |
| :---: | :---: | :---: | :---: | :---: |
| fLO(MATCH) | LO Match Frequency Range | S11 <-10dB | 223 to 1902 | MHz |
| Gain | Conversion Voltage Gain | $20 \cdot \log \left(\mathrm{~V}_{\text {RF(OUT) }}(50 \Omega) / V_{\text {IN(DIFF) }}(\right.$ I or Q $\left.) ~\right) ~$ | -8.9 | dB |
| Pout | Absolute Output Power | $1 \mathrm{~V}_{\text {P-P(DIFF) }}$ CW Signal, I and Q | -4.9 | dBm |
| OP1dB | Output 1dB Compression |  | 4.1 | dBm |
| OIP2 | Output 2nd Order Intercept | (Note 5) | 63.5 | dBm |
| OIP3 | Output 3rd Order Intercept | (Note 6) | 18.4 | dBm |
| NFloor | RF Output Noise Floor | No Baseband AC Input Signal (Note 3) | -155.6 | $\mathrm{dBm} / \mathrm{Hz}$ |
| SB | Side-Band Suppression | (Note 7) | -61.3 | dBC |
| LOFT | Carrier Leakage (LO Feedthrough) | (Note 7) EN = Low (Note 7) | $\begin{aligned} & -58.6 \\ & -62.3 \end{aligned}$ | $\mathrm{dBm}$ $\mathrm{dBm}$ |
| 2LOFT | LO Feedthrough at 2xL0 |  | -59 | dBm |
| 2LO | Signal Powers at 2xL0 | $\begin{aligned} & \text { Maximum of } 2 f_{\mathrm{LO}}-2 f_{\mathrm{BB}} ; 2 \mathrm{f}_{\mathrm{LO}}-\mathrm{f}_{\mathrm{BB}} ; 2 \mathrm{f}_{\mathrm{LO}}+\mathrm{f}_{\mathrm{BB}}, \\ & 2 \mathrm{f}_{\mathrm{LO}}+2 \mathrm{f}_{\mathrm{BB}}, \end{aligned}$ | -51 | dBc |

ELECTRICPL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CTRL}}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}$, BBPI , BBMI , BBPQ , $B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}$, I and $Q$ baseband input signal $=2 \mathrm{MHz}, 2.1 \mathrm{MHz}, 1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}(\mathrm{DIFF}, \mathrm{I}}$ or Q$)$, I and $\mathrm{Q} 90^{\circ}$ shifted, lower sideband selection, all registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3LOFT | LO Feedthrough at 3xL0 |  |  | -60 |  | dBm |
| 3L0 | Signal Powers at 3xL0 | Maximum of $3 \mathrm{f}_{\mathrm{LO}}-\mathrm{f}_{\mathrm{BB}} ; 3 f_{\mathrm{LO}}+\mathrm{f}_{\mathrm{BB}}$ |  | -19.2 |  | dBC |
| BW1dB ${ }_{\text {BB }}$ | -1dB Baseband Bandwidth | $\mathrm{R}_{\text {SOURCE }}=50 \Omega$, Differential |  | 37 |  | MHz |
| BW3dB ${ }_{\text {BB }}$ | -3dB Baseband Bandwidth | RSOURCE $=50 \Omega$, Differential |  | 69 |  | MHz |

Variable Gain Control (VCTRL)

| $V_{\text {CTRL }} R$ | Gain Control Voltage Range | Set Bit 6 in Register 0x01 | 0.9 to 3.3 | V |
| :--- | :--- | :--- | :---: | :---: |
| $\tau_{\text {CTRL }}$ | Gain Control Response Time | Set Bit 6 in Register 0x01 (Note 8) | 20 | ns |
| $Z_{\text {CTRL }}$ | Gain Control Input Impedance | Set Bit 6 in Register 0x01 | 10 | pF |
| $I_{\text {CTRL }}$ | DC Input Current | Set Bit 6 in Register 0x01 <br> Clear Bit 6 in Register 0x01 | 2.58 | mA |
|  |  | 0 | mA |  |

Baseband Inputs (BBPI, BBMII, BBPQ, BBMQ)

| $V_{\text {CMBB }}$ | DC Common Mode Voltage | Internally Generated | 1.42 | V |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {IN(DIFF) }}$ | Input Resistance | Differential | 1.8 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {II(CM) }}$ | Common Mode Input Resistance | Four Baseband Pins Shorted | 350 | $\Omega$ |
| $I_{\text {BB(OFF) }}$ | Baseband Leakage Current | Four Baseband Pins Shorted, EN = Low | 1.3 | nA |
| $\mathrm{V}_{\text {SWING }}$ | Amplitude Swing | No Hard Clipping, Single-Ended, Digital Gain <br> (DG) $=-10$ | 1.2 | $V_{\text {P-P }}$ |

Power Supply ( $\mathrm{V}_{\text {cc }}$ )

| $\mathrm{V}_{\text {CC }}$ | Supply Voltage |  | 2.7 | 3.3 | 3.6 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RET(MIN) }}$ | Minimum Data Retention Voltage | (Note 14) | 1.6 | 1.3 |  | V |
| $\underline{\operatorname{ICC}(O N)}$ | Supply Current | EN = High | 20 | 28 | 37 | mA |
| $\underline{I C C(R A N G E)}$ | Supply Current Range | EN = High, Register 0x01 from 0x00 to 0x13 |  | 8 to 36 |  | mA |
| $\underline{\text { ICC(OFF) }}$ | Supply Current, Sleep Mode | $\mathrm{EN}=0 \mathrm{~V}$ |  | 0.7 | 9 | $\mu \mathrm{A}$ |
| ton | Turn-On Time | EN = Low to High (Notes 8, 12) |  | 167 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-Off Time | EN = High to Low (Notes 9, 12) |  | 53 |  | ns |
| $\mathrm{t}_{\text {SB }}$ | Side-Band Suppression Settling | Register 0x00 Change, <-50dBc (Note 12) |  | 500 |  | ns |
| to | LO Suppression Settling | Register 0x02 Change, <-60dBm (Note 12) |  | 90 |  | ns |

Serial Port (CSB, SCLK, SDI, SDO), Enable (EN) and TTCK, SCLK = 20 MHz

| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | $\bullet$ | 1.1 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Low Voltage |  | $\bullet$ |  | 0.2 | V |
| ${ }_{\text {IH }}$ | Input High Current |  |  |  | 0.02 | nA |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current |  |  |  | -0.4 | nA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | (Note 13) | $\bullet$ | $\mathrm{V}_{\text {CC_L }}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\text {SINK }}=8 \mathrm{~mA}$ (Note 10) | $\bullet$ |  | 0.7 | V |
| $\mathrm{l}_{\mathrm{OH}}$ | SDO Leakage Current | for SDO = High |  |  | 0.5 | nA |
| $\mathrm{V}_{\mathrm{HYS}}$ | Input Trip Point Hysteresis |  |  |  | 110 | mV |
| $\mathrm{t}_{\text {CKH }}$ | SCLK High Time |  | $\bullet$ | 22.5 | 25 | ns |

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=3.3 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}, \mathrm{BBPI}, \mathrm{BBMI}, \mathrm{BBPQ}$, $B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}$, $I$ and $Q$ baseband input signal $=2 \mathrm{MHz}, 2.1 \mathrm{MHz}, 1 V_{\text {P-P(DIFF, }}$ or Q$), I$ and $Q 90^{\circ}$ shifted, lower sideband selection, all registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CSS }}$ | CSB Setup Time |  | $\bullet$ | 20 |  |  | ns |
| ${ }^{\text {t CSH }}$ | CSB High Time |  | $\bullet$ | 30 |  |  | ns |
| $\mathrm{t}_{\text {CS }}$ | SDI to SCLK Setup Time |  | $\bullet$ | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | SDI to SCLK Hold Time |  | $\bullet$ | 10 |  |  | ns |
| $\mathrm{t}_{\text {D }}$ | SCLK to SDO Time |  | $\bullet$ | 45 |  |  | ns |
| $\mathrm{t}_{\mathrm{C} \%}$ | SCLK Duty Cycle |  | $\bullet$ | 45 | 50 | 55 | \% |
| $\mathrm{f}_{\text {CLK }}$ | Maximum SCLK Frequency |  | $\bullet$ | 20 |  |  | MHz |
| $\mathrm{V}_{\text {TEMP }}$ | Temperature Diode Voltage | $I_{\text {TEMP }}=100 \mu \mathrm{~A}$ |  |  | 763 |  | mV |
|  | Temperature Slope | $I_{\text {TEMP }}=100 \mu \mathrm{~A}$ |  |  | 1.6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC5599 is guaranteed functional over the operating case temperature range from $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.
Note 3: At 6 MHz offset from the LO signal frequency. 100 nF between BBPI and BBMI, 100 nF between BBPQ and BBMQ.
Note 4: The Default Register Settings are listed in Table 1.
Note 5: IM2 is measured at $\mathrm{f}_{\mathrm{LO}}-4.1 \mathrm{MHz}$.
Note 6: IM3 is measured at $f_{\mathrm{LO}}-2.2 \mathrm{MHz}$ and $\mathrm{f}_{\mathrm{LO}}-1.9 \mathrm{MHz}$. OIP3 $=$ lowest of ( $1.5 \cdot$ Pff $\left._{\text {LO }}-2.1 \mathrm{MHz}\right\}-0.5 \cdot$ Pff $\left.\left._{\text {LO }}-2.2 \mathrm{MHz}\right\}\right)$ and $\left(1.5 \cdot\right.$ Pff $\left._{\text {LO }}-2 \mathrm{MHz}\right\}$ $\left.-0.5 \cdot \mathrm{Pff}_{\mathrm{LO}}-1.9 \mathrm{MHz}\right\}$ ).
Note 7: Without side-band or LO feedthrough nulling (unadjusted).
Note 8: RF power is within $10 \%$ of final value.
Note 9: RF power is at least 30 dB down from its ON state.
Note 10: $V_{0 L}$ voltage scales linear with current sink. For example for
$R_{\text {PULL-UP }}=1 \mathrm{k} \Omega, \mathrm{V}_{\text {CC_L }}=3.3 \mathrm{~V}$ the SDO sink current is about ( $3.3-0.2$ )
$/ 1 \mathrm{k} \Omega=3.1 \mathrm{~mA}$. Max $\mathrm{V}_{0 \mathrm{~L}}=0.7 \bullet 3.1 / 8=0.271 \mathrm{~V}$, with RPULL-up the SDO
pull-up resistor and $V_{\text {CC_L }}$ the digital supply voltage to which RPULL-UP is connected to.
Note 11: I and $Q$ baseband Input signal $=2 \mathrm{MHz} \mathrm{CW}, 0.8 \mathrm{~V}$ P-P, DIFF each, $I$ and $Q 0^{\circ}$ shifted.
Note 12: $\mathrm{f}_{\mathrm{L} 0}=500 \mathrm{MHz}, \mathrm{P}_{\mathrm{L} O}=0 \mathrm{dBm}, \mathrm{C4}=1.5 \mathrm{nF}$
Note 13: Maximum $\mathrm{V}_{\text {OH }}$ is derated for capacitive load using the following formula: $V_{C C \_L} \cdot \exp \left(-0.5 \bullet T_{\text {CLK }} /\left(R_{\text {PULL-UP }} \bullet C_{\text {LOAD }}\right)\right.$, with $\mathrm{T}_{\text {CLK }}$ the time of one SCLK cycle, RPULL-up the SDO pull-up resistor, $\mathrm{V}_{\text {CC_L }}$ the digital supply voltage to which RPULL-UP is connected to, and CLOAD the capacitive load at the SDO pin. For example for $\mathrm{T}_{\text {CLK }}=100 \mathrm{~ns}$ ( 10 MHz SCLK), $R_{\text {PULL-UP }}=1 \mathrm{k} \Omega, C_{L O A D}=10 \mathrm{pF}$ and $V_{C C L L}=3.3 \mathrm{~V}$ the derating is 3.3 $\bullet \exp (-5)=22.2 \mathrm{mV}$, thus maximum $\mathrm{V}_{\text {OH }}=3.3 \mathrm{~V}-0.1-0.0222=3.177 \mathrm{~V}$.
Note 14: Minimum $V_{C C}$ in order to retain register data content.
Note 15: Guaranteed by design and characterization. This parameter is not tested.
Note 16: RF pin guaranteed by design while using a 10 nF coupling capacitor. The RF pin is not tested.

TYPICAL PERFORMANCE CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$,
$P_{L O}=0 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=500 \mathrm{MHz}, \mathrm{BBPI}, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 \mathrm{~V}_{\mathrm{DC}}, I$ and $Q$ baseband input signal $=2 \mathrm{MHz}$, 2.1MHz, $1 V_{P-P(D I F F, ~ I ~ o r ~}^{Q}$ ), I and $Q 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT = 0 , register $0 x 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


## Output IP3 vs RF Frequency and Digital Gain Setting




Frequency and Digital Gain Setting

Side-Band Suppression vs LO
Frequency for Gain TempComp Off


Gain vs RF Frequency and Digital Gain Setting


LO Leakage vs RF Frequency and Digital Gain Setting


Side-Band Suppression vs LO Frequency for Gain TempComp On


TYPICAL PERFORMANCE CHARACTERISTICS
$V_{C C}=3.3 \mathrm{~V}, E N=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$,
$P_{L 0}=0 d B m, f_{L O}=500 \mathrm{MHz}, \mathrm{BBPI}, \mathrm{BBMI}, \mathrm{BBPQ}, \mathrm{BBMQ}$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}, I$ and $Q$ baseband input signal $=2 \mathrm{MHz}$, 2.1MHz, 1 VP-P(DIFF, I or $a$ ), I and $Q 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT $=0$, register $0 \times 00$ value according to Table 5 , all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


TYPICAL PERFORMANCE CHARACTERISTICS
$V_{C C}=3.3 \mathrm{~V}, E N=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, $P_{L O}=0 d B m, f_{L O}=500 \mathrm{MHz}, B B P I, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}, I$ and $Q$ baseband input signal $=2 M H z$, 2.1MHz, $1 V_{P-P(D I F F, ~ I ~ o r ~}$ ) , I and $Q 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT = 0 , register $0 \times 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


TYPICAL PERFORMANCE CHARACTERISTICS
$V_{C C}=3.3 \mathrm{~V}, E N=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, $P_{L 0}=0 d B m, f_{L O}=500 \mathrm{MHz}, B B P I, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}, I$ and $Q$ baseband input signal $=2 M H z$, 2.1MHz, $1 V_{P-P(D I F F, ~ I ~ o r ~}$ ) , I and $Q 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT = 0 , register $0 \times 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.



Gain vs LO Power
at $f_{L O}=1260 \mathrm{MHz}$


Output IP3 vs RF Frequency for 70MHz LO Match


Gain vs LO Power at $f_{L O}=500 \mathrm{MHz}$


Output IP3 vs LO Power
at $\mathrm{f}_{\mathrm{L} O}=150 \mathrm{MHz}$


Side-Band Suppression vs RF
Frequency for 70MHz LO Match


Gain vs LO Power at $f_{L 0}=900 \mathrm{MHz}$


Output IP3 vs LO Power
at $f_{L O}=500 \mathrm{MHz}$


TYPICAL PERFORMANCE CHARACTERISTICS
$V_{C C}=3.3 \mathrm{~V}, E N=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, $P_{L 0}=0 d B m, f_{L O}=500 \mathrm{MHz}, B B P I, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}, I$ and $Q$ baseband input signal $=2 M H z$, 2.1MHz, $1 V_{P-P(D I F F, ~ I ~ o r ~}$ ), I and $\mathbf{Q} 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT = 0 , register $0 \times 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


TYPICAL PERFORMANCE CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, $P_{L O}=0 \mathrm{dBm}, \mathrm{f}_{\mathrm{L} 0}=500 \mathrm{MHz}, \mathrm{BBPI}, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 \mathrm{~V}_{\mathrm{DC}}, I$ and $Q$ baseband input signal $=2 \mathrm{MHz}$, 2.1MHz, $1 V_{P-P(D I F F, ~ I ~ o r ~}$ ), I and $Q 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT $=0$, register $0 \times 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


Side-Band Suppression vs LO Power at $\mathrm{f}_{\mathrm{LO}}=900 \mathrm{MHz}$



5599652

Side-Band Suppression vs LO Power at $\mathrm{f}_{\mathrm{L} 0}=150 \mathrm{MHz}$


Side-Band Suppression vs LO Power at $\mathrm{f}_{\mathrm{LO}}=1260 \mathrm{MHz}$



Side-Band Suppression vs LO Power at $\mathrm{f}_{\mathrm{L} 0}=500 \mathrm{MHz}$


Supply Current vs $\mathrm{V}_{\text {CTRL }}$ Voltage



## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{C C}=3.3 \mathrm{~V}, E N=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, $P_{L O}=0 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=500 \mathrm{MHz}, \mathrm{BBPI}, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 \mathrm{~V}_{\mathrm{DC}}, I$ and $Q$ baseband input signal $=2 \mathrm{MHz}$, $2.1 \mathrm{MHz}, 1 V_{P-P(D I F F, ~ I ~ o r ~}$ ), I and $\mathbf{Q} 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT = 0 , register $0 \times 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


Gain vs Digital Gain Setting


Output IP3 vs Baseband Amplitude


LO Leakage vs $\mathrm{V}_{\text {ctrL }}$ Gain


Gain Minus Digital Gain vs Digital Gain Setting


Output IP2 vs Baseband Amplitude


Side-Band Suppression vs $V_{\text {CTRL }}$ Gain

$P_{\text {RF }}$, IM2, IM3 vs Baseband Amplitude


LO Leakage vs LO Frequency for Gain TempComp Off


## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTRL}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, $P_{L 0}=0 d B m, f_{L O}=500 \mathrm{MHz}, B B P I, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}, I$ and $Q$ baseband input signal $=2 M H z$, 2.1MHz, $1 V_{P-P(D I F F, ~ I ~ o r ~}$ ), I and $Q 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT = 0 , register $0 \times 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.

## LO Leakage vs LO Frequency for Gain TempComp On



Worst-Case Side-Band Suppression Over
Five Parts vs LO Frequency After $25^{\circ} \mathrm{C}$ Calibration for Gain TempComp Off


Side-Band Suppression vs LO Frequency and Digital Gain Setting After Calibration at DG $=-4$


Worst-Case LO Leakage Over Five Parts vs LO Frequency After $25^{\circ} \mathrm{C}$ Calibration for Gain TempComp Off


Worst-Case Side-Band Suppression Over Five Parts vs LO Frequency After $25^{\circ} \mathrm{C}$ Calibration for Gain TempComp On


Temperature Sensing Diode Voltage Cumulative Distribution


Worst-Case LO Leakage Over Five Parts vs LO Frequency After $25^{\circ} \mathrm{C}$ Calibration for Gain TempComp On


LO Leakage vs LO Frequency and Digital Gain Setting After Calibration at $D G=-4$


Supply Current Cumulative Distribution


TYPICAL PERFORMAOCE CHARACTERISTICS $v_{C c}=3.3 \mathrm{v}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{v}_{\text {ствL }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{c}}=25^{\circ} \mathrm{C}$, $P_{L 0}=0 d B m, \mathrm{f}_{\mathrm{LO}}=500 \mathrm{MHz}$, BBPI, BBMI, BBPQ, BBMQ common mode DC voltage $\mathrm{V}_{\mathrm{CMBB}}=1.4 \mathrm{~V}_{\mathrm{DC}}$, I and Q baseband input signal $=2 \mathrm{MHz}$, 2.1MHz, $1 V_{\text {P-PP(DIFF, I or } 0 \text { ), }}$ I and $Q 90^{\circ}$ shifted, Iower sideband selection, TEMPUPDT $=0$, register $0 x 00$ value according to Table 5 , all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


TYPICAL PERFORMANCE CHARACTERISTICS
$V_{C C}=3.3 \mathrm{~V}, E N=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, $P_{L 0}=0 d B m, f_{L O}=500 \mathrm{MHz}, B B P I, B B M I, B B P Q, B B M Q$ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}, I$ and $Q$ baseband input signal $=2 M H z$, $2.1 \mathrm{MHz}, 1 V_{P-P(D I F F, ~ I ~ o r ~}$ ), I and $\mathbf{Q} 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT = 0 , register $0 \times 00$ value according to Table 5, all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.


Side-Band Suppression Cumulative Distribution for $\mathrm{V}_{\text {CTRL }}=1.75 \mathrm{~V}$


RF Return Loss

LO Return Loss


LO Return Loss for 30MHz and
70MHz Match, Schematic in Figure 3


TYPICAL PGRFORMANCE CHARACTERISTICS $\mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{VV}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {crril }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{c}}=25^{\circ} \mathrm{C}$, $P_{L 0}=0 d B m, f_{L O}=500 \mathrm{MHz}$, BBPI, BBMI, BBPQ, BBMQ common mode $D C$ voltage $V_{C M B B}=1.4 V_{D C}$, I and $Q$ baseband input signal $=2 \mathrm{MHz}$, 2.1MHz, $1 V_{P-P(D I F F, ~ I ~ o r ~}^{0}$ ), I and $Q 90^{\circ}$ shifted, lower sideband selection, TEMPUPDT $=0$, register $0 \times 00$ value according to Table 5 , all other registers set to default values, unless otherwise noted. Test circuit is shown in Figure 13.



Peak EVM vs RF Output Power with 1Ms/s 16-QAM Signal


## PIn fUnCTIOnS

$V_{\text {CTRL }}$ (Pin 1): Variable Gain Control Input. This analog control pin sets the gain. Write a "1" to bit 6 in register $0 \times 01$ (AGCTRL = 1) to activate this pin, resulting in about 2.58 mA current draw from a positive supply. Typical $\mathrm{V}_{\text {CTRL }}$ voltage range is 0.9 V to 3.3 V . Gain transfer function is not linear-in-dB. Tie to $V_{\text {CC }}$ when not used.
GND (Pins 2, 5, 12, Exposed Pad 25): Ground. All these pins are connected together internally. For best RF performance all ground pins should be connected to RF ground.
LOL, LOC (Pins 3, 4): LO Inputs. This is not a differential input. Both pins are $50 \Omega$ inputs. An LC diplexer is recommended to be used at these pins (see Figure 13). AC-coupling capacitors are required at these pins if the applied DC level is higher than $\pm 100 \mathrm{mV}$.
TTCK (Pin 6): Temperature Update. When the TTCK temperature update mode is selected in register 0x01 (bit 7 = High, TEMPUPDT = 1), the temperature readout and digital gain compensation vs temperature can be updated through a logic low to logic high transition at this pin. Do not float.

TEMP (Pin 7): Temperature Sensing Diode. This pin is connected to the anode of a diode that may be used to measure the die temperature, by forcing a current and measuring the voltage. This diode is not part of the onchip thermometer.

BBPI, BBMI (Pins 8, 9): Baseband Inputs of the I-Channel. The input impedance of each input is about $1 \mathrm{k} \Omega$. It should be externally biased to a 1.4 V common mode level, or ACcoupled. Do not apply common mode voltage beyond 2VDC.

BBPQ, BBMQ (Pins 10, 11): Baseband Inputs of the Q-Channel. The input impedance of each input is about $1 \mathrm{k} \Omega$. It should be externally biased to a 1.4 V common mode level, or AC-coupled. Do not apply common mode voltage beyond $2 V_{D C}$. Float if $Q$-channel is disabled.
GNDRF (Pins 13, 14, 15, 17, 18): RF Ground. These pins are connected together internally. For best RF performance all ground pins should be connected to RF ground.
RF (Pin 16): RF Output. The output impedance at RF frequencies is $50 \Omega$. Its DC output voltage is about 1.7 V if enabled. An AC-coupling capacitor should be used at this pin with a recommended value of 10 nF .
CSB (Pin 19): Serial Port Chip Select. This CMOS input initiates a serial port transaction when driven low, ending the transaction when driven back high. Do not float.
SCLK (Pin 20): Serial Port Clock. This CMOS input clocks serial port input data on its rising edge. Do not float.
SDI (Pin 21): Serial Port Data Input. The serial port uses this CMOS input for data. Do not float.
SDO (Pin 22): Serial Port Data Output. This NMOS output presents data from the serial port during a read transaction. Connect this pin to the digital supply voltage through a pull-up resistor of sufficiently large value, to ensure that the current does not exceed 10 mA when pulled low.
EN (Pin 23): Enable Pin. The chip is completely turned on when a logic high voltage is applied to this pin, and completely turned off for a logic low voltage. Do not float.
$\mathbf{V}_{\text {CC }}$ (Pin 24): Power Supply. It is recommended to use 1 nF and $4.7 \mu \mathrm{~F}$ capacitors for decoupling to ground on this pin.

## LTC5599

bLOCK DIAGRAM


## APPLICATIONS INFORMATION

The LTC5599 consists of I and Q input differential voltage-to-current converters, I and Q upconverting mixers, an RF output buffer and an LO quadrature phase generator. An SPI bus addresses nine control registers, enabling optimization of side-band suppression, LO leakage, and adjustment of the modulator gain. See Table 1 for a summary of the writable registers and their default values. A full map of all the registers in the LTC5599 is listed in Table 10 and Table 11 in the Appendix.
Table 1. SPI Writable Registers and Default Register Values.

| ADDRESS | DEFAULT <br> VALUE | SETTING | REGISTER FUNCTION |
| :--- | :---: | :---: | :--- |
| $0 \times 00$ | $0 \times 2 \mathrm{E}$ | 490 MHz | LO Frequency Tuning |
| $0 \times 01$ | $0 \times 84$ | DG $=-4$ | Gain |
| $0 \times 02$ | $0 \times 80$ | 0 mV | Offset I-Channel |
| $0 \times 03$ | $0 \times 80$ | 0 mV | Offset Q-Channel |
| $0 \times 04$ | $0 \times 80$ | 0 dB | I/Q Gain Ratio |
| $0 \times 05$ | $0 \times 10$ | $0^{\circ}$ | I/Q Phase Balance |
| $0 \times 06$ | $0 \times 50$ | OFF | LO Port Matching Override |
| $0 \times 07$ | $0 \times 06$ | OFF | Temperature Correction <br> Override |
| $0 \times 08$ | $0 \times 00$ | NORMAL | Operating Mode |

Without using the SPI the registers will use the default values which may not result in the optimum side-band suppression (SB). For example: for LO frequency from about 400 MHz to about 580 MHz , the SB is about -45 dBc ; from 380 MHz to 400 MHz and 580 MHz to 630 MHz it falls to about-40dBc; from 350 MHz to 380 MHz and 630 MHz to 690MHz the SB falls to about -35 dBC .

Aside of powering up the LTC5599, the register values can be reset to the default values by setting SRESET $=1$ (bit 3 , register 0x08). After about 50ns SRESET is automatically set back to 0 .

External I and $Q$ baseband signals are applied to the differential baseband input pins: BBPI, BBMI and BBPQ, BBMQ. These voltage signals are converted to currents and translated to RF frequency by means of double-balanced upconverting mixers. The mixer outputs are combined at the inputs of the RF output buffer, which also transforms the output impedance to $50 \Omega$. The center frequency of the
resulting RF signal is equal to the LO signal frequency. The LO inputs drive a phase shifter which splits the LO signal into in-phase and quadrature signals which drive the upconverting mixers. In most applications, the LOL input is driven by the LO source via a $39 n \mathrm{nH}$ inductor, while the LOC input is driven by the LO source via a 15 pF capacitor. This inductor and capacitor form a diplexer circuit tuned to 200 MHz . The RF output is single-ended and internally $50 \Omega$ matched across a wide RF frequency range from 0.6 MHz to 6 GHz with better than 10 dB return loss using C4 $=10 \mathrm{nF}$. See Figure 13.

## Baseband Interface

The baseband inputs (BBPI, BBMI, BBPQ, BBMQ) present a differential input impedance of about $1.8 \mathrm{k} \Omega$, as depicted in Figure 1. The baseband bandwidth depends on the source impedance and the frequency setting (register $0 \times 00$ ). It is recommended to compensate the baseband input impedance in the baseband lowpass filter design in order to achieve best gain flatness vs baseband frequency. The S-parameters for (each of) the baseband inputs are given in Table 2 for various LO frequency and gain settings.


Figure 1. Simplified Circuit Schematic of the Base Band Input Interface (Only One Channel Is Shown).

## APPLICATIONS InFORMATION

Table 2. Differential Baseband (BB) Input Impedance vs
Frequency for EN $=$ High and $\mathrm{V}_{\text {CMBB }}=1.4 \mathrm{~V}$

| $\begin{gathered} \text { BB } \\ \text { FREQUENCY } \\ \text { (MHz) } \\ \hline \end{gathered}$ | INPUT IMPEDANCE ( $\Omega$ ) |  | REFL COEFFICIENT |  |
| :---: | :---: | :---: | :---: | :---: |
|  | REAL* | IMAG* (CAP) | MAG | ANGLE |


| 1 | 1.90 k | $-7.17 \mathrm{k}(22.2 \mathrm{pF})$ | 0.900 | -1.6 |
| :---: | :---: | :---: | :---: | :---: |
| 4 | 1.76 k | $-1.82 \mathrm{k}(21.9 \mathrm{pF})$ | 0.893 | -6.3 |
| 10 | 1.25 k | $-751(21.2 \mathrm{pF})$ | 0.854 | -15 |
| 20 | 678 | $-429(18.6 \mathrm{pF})$ | 0.755 | -27 |
| 40 | 342 | $-308(12.9 \mathrm{pF})$ | 0.585 | -39 |

LO FREQUENCY $=150 \mathrm{MHz}$ (REGISTER $0 \times 00=0 \times 62$ ), DIGITAL GAIN $=-4 \mathrm{~dB}$

| 1 | 1.90 k | $-9.11 \mathrm{k}(17.5 \mathrm{pF})$ | 0.900 | -1.3 |
| :---: | :---: | :---: | :---: | :---: |
| 4 | 1.82 k | $-2.30 \mathrm{k}(17.3 \mathrm{pF})$ | 0.896 | -5.0 |
| 10 | 1.45 k | $-935(17.0 \mathrm{pF})$ | 0.872 | -12 |
| 20 | 887 | $-507(15.7 \mathrm{pF})$ | 0.804 | -23 |
| 40 | 441 | $-325(12.2 \mathrm{pF})$ | 0.658 | -36 |
| 100 | 226 | $-252(6.3 \mathrm{pF})$ | 0.457 | -51 |

LO FREQUENCY $=500 \mathrm{MHz}$ (REGISTER $0 \times 00=0 \times 2 \mathrm{D}$ ), DIGITAL GAIN $=-4 \mathrm{~dB}$

| 1 | 1.91 k | $-14.7 \mathrm{k}(10.6 \mathrm{pF})$ | 0.900 | -0.8 |
| :---: | :---: | :---: | :---: | :---: |
| 4 | 1.89 k | $-3.74 \mathrm{k}(10.7 \mathrm{pF})$ | 0.899 | -3.0 |
| 10 | 1.72 k | $-1.50 \mathrm{k}(10.7 \mathrm{pF})$ | 0.891 | -7.7 |
| 20 | 1.35 k | $-769(10.4 \mathrm{pF})$ | 0.864 | -15 |
| 40 | 786 | $-426(9.4 \mathrm{pF})$ | 0.785 | -27 |
| 100 | 323 | $-251(6.4 \mathrm{pF})$ | 0.583 | -47 |
| 200 | 212 | $-190(4.2 \mathrm{pF})$ | 0.478 | -65 |

LO FREQUENCY = 500MHz (REGISTER 0x00 = 0x2D), DIGITAL GAIN = OdB

| 1 | 1.56 k | $-15.0 \mathrm{k}(10.6 \mathrm{pF})$ | 0.879 | -0.8 |
| :---: | :---: | :---: | :---: | :---: |
| 4 | 1.56 k | $-3.84 \mathrm{k}(10.4 \mathrm{pF})$ | 0.880 | -3.0 |
| 10 | 1.48 k | $-1.52 \mathrm{k}(10.4 \mathrm{pF})$ | 0.874 | -7.5 |
| 20 | 1.21 k | $-784(10.2 \mathrm{pF})$ | 0.849 | -15 |
| 40 | 753 | $-432(9.2 \mathrm{pF})$ | 0.776 | -27 |
| 100 | 323 | $-251(6.3 \mathrm{pF})$ | 0.582 | -47 |
| 200 | 213 | $-190(4.2 \mathrm{pF})$ | 0.478 | -65 |

LO FREQUENCY = 900MHz (REGISTER $0 \times 00=0 \times 12$ ), DIGITAL GAIN $=-4 \mathrm{~dB}$

| 1 | 1.91 k | $-17.0 \mathrm{k}(9.4 \mathrm{pF})$ | 0.901 | -0.7 |
| :---: | :---: | :---: | :---: | :---: |
| 2 | 1.90 k | $-4.3 \mathrm{k}(9.3 \mathrm{pF})$ | 0.900 | -2.7 |
| 10 | 1.77 k | $-1.72 \mathrm{k}(9.3 \mathrm{pF})$ | 0.893 | -6.7 |
| 20 | 1.46 k | $-878(9.1 \mathrm{pF})$ | 0.873 | -13 |
| 40 | 915 | $-475(8.4 \mathrm{pF})$ | 0.811 | -24 |
| 100 | 371 | $-261(6.1 \mathrm{pF})$ | 0.622 | -45 |
| 200 | 233 | $-193(4.1 \mathrm{pF})$ | 0.506 | -62 |

Table 2. Differential Baseband (BB) Input Impedance vs Frequency for EN $=$ High and $V_{\text {CMBB }}=1.4 V$ (continued)

| BB <br> FREQUENCY <br> (MHz) | INPUT IMPEDANCE ( $\Omega$ ) |  |
| :---: | :---: | :---: | :---: | :---: |$\quad$| REFL |
| :---: |
| COEFICIENT |$~\left(\right.$| REAL* | IMAG* (CAP) | MAG | ANGLE |  |
| :---: | :---: | :---: | :---: | :---: |
| EN Low (Chip Disabled, REGISTER 0X00 = 0x2E) |  |  |  |  |
| 1 | 2.04 k | $-18.2 \mathrm{k}(8.8 \mathrm{pF})$ | 0.906 | -0.6 |
| 2 | 2.02 k | $-4.59 \mathrm{k}(8.7 \mathrm{pF})$ | 0.906 | -2.5 |
| 10 | 1.91 k | $-1.84 \mathrm{k}(8.7 \mathrm{pF})$ | 0.901 | -6.3 |
| 20 | 1.59 k | $-935(8.5 \mathrm{pF})$ | 0.893 | -12 |
| 40 | 1.01 k | $-502(7.9 \mathrm{pF})$ | 0.826 | -23 |
| 100 | 402 | $-269(5.9 \mathrm{pF})$ | 0.644 | -43 |
| 200 | 246 | $-197(4.0 \mathrm{pF})$ | 0.522 | -60 |

*Parallel Equivalent
The circuit is optimized for a common mode voltage of 1.4 V which can be internally or externally applied. In case of ACcoupling to the baseband pins (1.4V internally generated bias) make sure that the high pass filter corner is not affecting the low frequency components of the baseband signal. Even a small error for low baseband frequencies can result in degraded EVM.

The baseband input offset voltage depends on the source resistance. In case of AC-coupling the 1 sigma offset is about 1.1 mV , resulting in about -46.6 dBm LO leakage. For shorted baseband pins ( $0 \Omega$ source resistance), the LO leakage improves to about -50.1 dBm . In case of ACcoupling the LO leakage can be reduced by connecting a resistor in parallel with the baseband inputs, thus lowering baseband input impedance and offset. Further, the low combined baseband input leakage current of $1.3 n \mathrm{~A}$ in shutdown mode retains the voltage over the coupling capacitors, which helps to settle faster when the part is enabled again. It is recommended to drive the baseband inputs differentially to improve the linearity. When a DAC is used as the signal source, a reconstruction filter should be placed between the DAC output and the LTC5599 baseband inputs to avoid aliasing.

## Internal Gain Trim DACs

Four internal gain trim DACs (one for each baseband pin) are configured as 11-bit each. The usable DAC input value range is integer continuous from 64 to 2047 and 0 for shutdown. The DACs are not intended for baseband signal

## APPLICATIONS InFORMATION

generation but for gain and offset setting only, because there are no reconstruction filters between the DACs and the mixer core, and there is only indirect access between the DAC values and the register settings. The following functions are implemented in this way:

- Coarse digital gain control with 1 dB steps
- Fine digital gain control with 0.1 dB steps
- Gain-temperature correction
- DC offset adjustment in the I-channel
- DC offset adjustment in the Q-channel
- I/Q gain balance control
- Disable Q-channel
- Continuous variable gain control


## Coarse Digital Gain Control (DG) with 1dB Steps (Register 0x01)

Twenty digital gain positions 1dB apart are implemented by hardwiring a corresponding DAC code for all four DACs. The coarse digital gain is set by writing to the five least-significant bits in register 0x01, see Table 10 and 11. The gain is the highest for code 00000 (code $0=0 \mathrm{~dB}, \mathrm{DG}$ $=0$ ) and the lowest for code 10011 (code $19=-19 \mathrm{~dB}$, $D G=-19)$. Note that the gain 0 dB set by the digital gain control is not the same as the voltage gain of the part. The remaining 12 codes (decimal 20 to 31 ) are reserved.
The digital gain in dB equals minus the decimal value written into the 5 least-significant bits of the gain register. The formula relating the modulator gain $\mathrm{G}($ in $\mathrm{V} / \mathrm{V}$ ) relative to the maximum conversion gain therefore equals:

$$
\mathrm{G}(\mathrm{~V} / \mathrm{V})=10^{(\mathrm{DG} / 20)}
$$

## Fine Digital Gain Control(FDG) with 0.1dB Steps and Gain-Temperature Correction (Register 0x07)

Sixteen digital gain positions about 0.1 dB apart can be set directly using the four least-significant bits in register $0 \times 07$ combined with bit $2=1$ in register 0x08 (TEMPCORR = 1). For coarse digital gain settings code 9 and higher some or more subsequent codes of the fine digital gain positions may be the same due to the limited resolution of the 11bit DACs. The main purpose of these 0.1 dB gain steps is
to implement an automatic gain/temperature correction which can be activated by setting TEMPCORR $=1$. In that case, the input of the fine digital gain control will be the on-chip thermometer. The on-chip thermometer generates a 4 -bit digital code with code 0 corresponding to $-30^{\circ} \mathrm{C}$ and code 15 corresponding to $120^{\circ} \mathrm{C}$ and $10^{\circ} \mathrm{C}$ spacing between the codes. The on-chip thermometer output code can be updated continuous (by clearing TEMPUPDT, bit 7 in register 0x01, see Table 10) or can be updated by bringing the external pin TTCK from low to high (and setting TEMPUPTD = 1). In case of continuous update the code will be an asynchronous update whenever the temperature crosses a certain threshold. In some cases it is desired to prevent a gain update to happen in the middle of a data frame. In that case, the gain/temperature update can be synchronized using the TTCK pin for example at the beginning or end of a data frame. The on-chip temperature can be read back by reading register 0x1F (TEMP[3:0]).The decimal value of TEMP[3:0] is given by:

$$
\text { TEMP[3:0] = round(T/10) + } 3
$$

with T the actual on-chip temperature in ${ }^{\circ} \mathrm{C}$. It's accuracy is about $\pm 10^{\circ} \mathrm{C}$. TEMP[3:0] defaults to 7 after an EN low to high transition with TEMPUPDT $=1$. Switching from TEMPUPDT $=0$ to TEMPTUPDT $=1$, TEMP[3:0] indicates the temperature during the last time TTCK went from low to high. Note that the actual on-chip temperature cannot be read if TEMPCORR = 1 or when TEMPUPDT = 1 without toggling TTCK.

## Analog Gain Control

The LTC5599 supports analog control of the conversion gain through a voltage applied to $\mathrm{V}_{\text {CTRL }}$ (pin 1). The gain can be controlled downward from the digital gain setting (DG) programmed in register 0x01. In order to minimize distortion in the RF output signal the AGCTRL bit (bit 6 in register $0 \times 01$ ) should be set to 1 . If analog gain control is not used, $\mathrm{V}_{\text {CTRL }}$ should be connected to $\mathrm{V}_{C C}$ and AGCTRL set to 0 ; this saves about 2.58 mA of supply current. The typical usable gain control range is from 0.9 V to 3.3 V . Setting $V_{\text {CTRL }}$ to a voltage lower than $V_{C C}$ with AGCTRL $=0$ significantly impairs the linearity of the RF output signal and lowers the $V_{\text {CTRL }}$ response time. A simplified schematic is shown in Figure 1.

## APPLICATIONS InFORMATION

## I/Q DC Offset Adjustment (Registers 0x02 and 0x03) and LO Leakage

Offsets in the I- and Q-channel translates into LO leakage at the RF port. This offset can either be caused by the I/Q modulator or, in case the baseband connections are DC-coupled, applied externally. Registers $0 \times 02$ and $0 \times 03$ (l-offset and Q-offset) can be set to cancel this offset and hence lower the LO leakage. To adjust the offset in the I-channel, the BBPI DAC is set to a (slightly) different value than the BBMI DAC, introducing an offset. These 8 -bit registers defaults are 128 and represents 0 offset. The register value can be set from 1 to 255 . The value 0 represents an unsupported code and should not be used. Since the input referred offset depends on the gain the input offset value ( $\mathrm{V}_{\text {OS }}$ ) can be calculated as:

$$
\begin{aligned}
& V_{O S}=1260 /\left((3632 \cdot G) /\left(N_{O S}-128\right)-\left(N_{O S}-128\right)\right. \\
& /(3632 \cdot G))
\end{aligned}
$$

and $V_{0 S}=0$ for $N_{0 S}=128$. G represents the gain from Table 3 .
Table 3. Coarse Digital Gain (DG) Register Settings.

| DG (dB) | G(V/V) | DEC | BINARY | HEX |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1.000 | 0 | 00000 | $0 \times 00$ |
| -1 | 0.891 | 1 | 00001 | $0 \times 01$ |
| -2 | 0.794 | 2 | 00010 | $0 \times 02$ |
| -3 | 0.708 | 3 | 00011 | $0 \times 03$ |
| -4 | 0.631 | 4 | 00100 | $0 \times 04$ |
| -5 | 0.562 | 5 | 00101 | $0 \times 05$ |
| -6 | 0.501 | 6 | 00110 | $0 \times 06$ |
| -7 | 0.447 | 7 | 00111 | $0 \times 07$ |
| -8 | 0.398 | 8 | 01000 | $0 \times 08$ |
| -9 | 0.355 | 9 | 01001 | $0 \times 09$ |
| -10 | 0.316 | 10 | 01010 | $0 \times 0 \mathrm{~A}$ |
| -11 | 0.282 | 11 | 01011 | $0 \times 0 B$ |
| -12 | 0.251 | 12 | 01100 | $0 \times 0 C$ |
| -13 | 0.224 | 13 | 01101 | $0 \times 0 D$ |
| -14 | 0.200 | 14 | 01110 | $0 \times 0 E$ |
| -15 | 0.178 | 15 | 01111 | $0 \times 0 F$ |
| -16 | 0.158 | 16 | 10000 | $0 \times 10$ |
| -17 | 0.141 | 17 | 10001 | $0 \times 11$ |
| -18 | 0.126 | 18 | 10010 | $0 \times 12$ |
| -19 | 0.112 | 19 | 10011 | $0 \times 13$ |

A positive offset means that the voltage of the positive input terminal (BBPI or BBPQ ) is increased relative to the negative input terminal (BBMI or BBMQ).

## I/Q Gain Ratio (Register Ox04) and Side-Band Suppression

The 8-bit I/Q gain ratio register 0x04 controls the ratio of the l-channel mixer conversion gain $\mathrm{G}_{\boldsymbol{I}}$ and the Q -channel mixer conversion gain $G_{Q}$. Together with the quadrature phase imbalance register 0x05, register $0 \times 04$ allows further optimization of the modulator side-band suppression.

The expression relating the gain ratio $\mathrm{G}_{\mathrm{J}} / \mathrm{G}_{Q}$ to the contents of the 8-bit register $0 \times 04$, represented by decimal $N_{I Q}$ and the nominal conversion gain $G$ equals:

$$
\begin{aligned}
& 20 \log \left(G_{/} / G_{Q}\right)=20 \log \left(\left(3632 \cdot G-\left(N_{I Q}-128\right)\right) /\right. \\
& \left.\left(3632 \bullet G+\left(N_{I Q}-128\right)\right)\right)(d B)
\end{aligned}
$$

The step size of the gain ratio trim in dB vs $\mathrm{N}_{\mathrm{IQ}}$ is approximately constant for the same digital gain setting. For digital gain setting $=-4$, for example, the step size is about 7.6 mdB . Table 4 lists the gain step size for each digital gain setting that follows from the formula above.

Table 4. I/Q Gain Ratio Step Size vs Digital Gain
Setting

| $\mathbf{D G}(\mathbf{d B})$ | $\mathbf{G}(\mathbf{V} / \mathbf{N})$ | $\Delta \mathbf{G}_{\mathbf{\prime}} / \mathbf{G}_{\mathbf{Q}}(\mathbf{m d B})$ |
| :---: | :---: | :---: |
| 0 | 1.000 | 4.8 |
| -1 | 0.891 | 5.4 |
| -2 | 0.794 | 6.0 |
| -3 | 0.708 | 6.8 |
| -4 | 0.631 | 7.6 |
| -5 | 0.562 | 8.5 |
| -6 | 0.501 | 9.6 |
| -7 | 0.447 | 10.7 |
| -8 | 0.398 | 12.0 |
| -9 | 0.355 | 13.5 |
| -10 | 0.316 | 15.1 |
| -11 | 0.282 | 17.1 |
| -12 | 0.251 | 19.2 |
| -13 | 0.224 | 21.5 |
| -14 | 0.200 | 24.2 |
| -15 | 0.178 | 27.3 |

## APPLICATIONS INFORMATION

Table 4. I/Q Gain Ratio Step Size vs Digital Gain Setting (continued)

| $\mathbf{D G}(\mathbf{d B})$ | $\mathbf{G}(\mathbf{V} / \mathbf{)}$ | $\Delta \mathbf{G}_{\mathbf{I}} / \mathbf{G}_{\mathbf{Q}}(\mathbf{m d B})$ |
| :---: | :---: | :---: |
| -16 | 0.158 | 30.7 |
| -17 | 0.141 | 34.6 |
| -18 | 0.126 | 39.0 |
| -19 | 0.112 | 44.1 |

The conversion gain of the I-channel and Q-channel are equal for $N_{I Q}=128$. The I-channel gain is larger than the Q-channel gain for $N_{I Q}>128$.

## Disable Q-Channel

If bit 5 in register $0 \times 01$ (QDISABLE) is set, the $Q$-channel is switched off, turning the I/Q modulator into an upconversion mixer. It is recommended to float the BBPQ and $B B M Q$ pins in this mode. The default mode is $Q$-channel is on (QDISABLE $=0$ ).

## LO Section (Register 0x00)

The internal LO chain consists of a poly-phase filter which generates the I and Q signals for the image-reject doublebalanced mixer. The center frequency of the poly-phase filter is set by the lower seven bits of register $0 \times 00$. The recommended settings vs LO frequency are given in Table 5 (see the QuikEval ${ }^{\text {TM }}$ GUI).

Table 5. Register Ox00 Setting vs LO Frequency

| REGISTER VALUE |  |  | LO FREQUENCY RANGE (MHz) |  |
| :---: | :---: | :---: | :---: | :---: |
| DECIMAL | BINARY | HEX | LOWER BOUND | UPPER BOUND |
| 0 | 0000000 | 00 | N/A | N/A |
| 1 | 0000001 | 01 | 1249.1 | 1300.0 |
| 2 | 0000010 | 02 | 1248.6 | 1249.0 |
| 3 | 0000011 | 03 | 1238.1 | 1248.5 |
| 4 | 0000100 | 04 | 1214.1 | 1238.0 |
| 5 | 0000101 | 05 | 1191.2 | 1214.0 |
| 6 | 0000110 | 06 | 1165.6 | 1191.1 |
| 7 | 0000111 | 07 | 1141.0 | 1165.5 |
| 8 | 0001000 | 08 | 1120.6 | 1140.9 |
| 9 | 0001001 | 09 | 1100.5 | 1120.5 |
| 10 | 0001010 | OA | 1069.5 | 1100.4 |
| 11 | 0001011 | $0 B$ | 1039.6 | 1069.4 |
| 12 | 0001100 | OC | 1023.1 | 1039.5 |
| 13 | 0001101 | OD | 1007.1 | 1023.0 |
| 14 | 0001110 | OE | 988.3 | 1007.0 |

Table 5. Register 0x00 Setting vs LO Frequency (continued)

| REGISTER VALUE |  |  | LO FREQUENCY RANGE (MHz) |  |
| :---: | :---: | :---: | :---: | :---: |
| DECIMAL | BINARY | HEX | LOWER BOUND | UPPER BOUND |
| 15 | 0001111 | OF | 961.8 | 988.2 |
| 16 | 0010000 | 10 | 941.3 | 961.7 |
| 17 | 0010001 | 11 | 921.5 | 941.2 |
| 18 | 0010010 | 12 | 895.2 | 921.4 |
| 19 | 0010011 | 13 | 877.6 | 895.1 |
| 20 | 0010100 | 14 | 863.6 | 877.5 |
| 21 | 0010101 | 15 | 843.2 | 863.5 |
| 22 | 0010110 | 16 | 826.9 | 843.1 |
| 23 | 0010111 | 17 | 807.0 | 826.8 |
| 24 | 0011000 | 18 | 792.3 | 806.9 |
| 25 | 0011001 | 19 | 772.2 | 792.2 |
| 26 | 0011010 | 1A | 752.7 | 772.1 |
| 27 | 0011011 | 1B | 734.0 | 752.6 |
| 28 | 0011100 | 1 C | 724.2 | 739.9 |
| 29 | 0011101 | 1D | 704.6 | 724.1 |
| 30 | 0011110 | 1E | 688.7 | 704.5 |
| 31 | 0011111 | 1F | 673.2 | 688.6 |
| 32 | 0100000 | 20 | 655.2 | 673.1 |
| 33 | 0100001 | 21 | 638.1 | 655.1 |
| 34 | 0100010 | 22 | 624.6 | 638.0 |
| 35 | 0100011 | 23 | 611.9 | 624.5 |
| 36 | 0100100 | 24 | 598.4 | 611.8 |
| 37 | 0100101 | 25 | 585.1 | 598.3 |
| 38 | 0100110 | 26 | 573.9 | 585.0 |
| 39 | 0100111 | 27 | 563.1 | 573.8 |
| 40 | 0101000 | 28 | 548.1 | 563.0 |
| 41 | 0101001 | 29 | 538.1 | 548.0 |
| 42 | 0101010 | 2A | 529.1 | 538.0 |
| 43 | 0101011 | 2B | 518.5 | 529.0 |
| 44 | 0101100 | 2 C | 507.0 | 518.4 |
| 45 | 0101101 | 2D | 497.7 | 506.9 |
| 46 | 0101110 | 2 E | 488.0 | 497.6 |
| 47 | 0101111 | 2 F | 471.5 | 487.9 |
| 48 | 0110000 | 30 | 457.7 | 471.4 |
| 49 | 0110001 | 31 | 448.7 | 457.6 |
| 50 | 0110010 | 32 | 437.4 | 448.6 |
| 51 | 0110011 | 33 | 426.6 | 437.3 |
| 52 | 0110100 | 34 | 417.5 | 426.5 |
| 53 | 0110101 | 35 | 407.5 | 417.4 |
| 54 | 0110110 | 36 | 398.0 | 407.4 |
|  |  |  |  | 5599 |

## APPLICATIONS InFORMATION

Table 5. Register 0x00 Setting vs LO Frequency (continued)

| REGISTER VALUE |  |  | LO FREQUENCY RANGE (MHz) |  |
| :---: | :---: | :---: | :---: | :---: |
| DECIMAL | BINARY | HEX | LOWER BOUND | UPPER BOUND |
| 55 | 0110111 | 37 | 390.1 | 397.9 |
| 56 | 0111000 | 38 | 382.8 | 390.0 |
| 57 | 0111001 | 39 | 376.6 | 382.7 |
| 58 | 0111010 | 3 A | 369.8 | 376.5 |
| 59 | 0111011 | 3B | 353.1 | 369.7 |
| 60 | 0111100 | 3 C | 339.0 | 353.0 |
| 61 | 0111101 | 3D | 332.6 | 338.9 |
| 62 | 0111110 | 3E | 327.2 | 332.5 |
| 63 | 0111111 | 3 F | 320.6 | 327.1 |
| 64 | 1000000 | 40 | 313.7 | 320.5 |
| 65 | 1000001 | 41 | 309.1 | 313.6 |
| 66 | 1000010 | 42 | 304.5 | 309.0 |
| 67 | 1000011 | 43 | 288.1 | 304.4 |
| 68 | 1000100 | 44 | 278.3 | 288.0 |
| 69 | 1000101 | 45 | 274.2 | 278.2 |
| 70 | 1000110 | 46 | 270.3 | 274.1 |
| 71 | 1000111 | 47 | 266.0 | 270.2 |
| 72 | 1001000 | 48 | 261.9 | 265.9 |
| 73 | 1001001 | 49 | 258.2 | 261.8 |
| 74 | 1001010 | 4A | 254.1 | 258.1 |
| 75 | 1001011 | 4B | 243.6 | 254.0 |
| 76 | 1001100 | 4C | 233.8 | 243.5 |
| 77 | 1001101 | 4D | 230.8 | 233.7 |
| 78 | 1001110 | 4E | 228.0 | 230.7 |
| 79 | 1001111 | 4F | 220.2 | 227.9 |
| 80 | 1010000 | 50 | 212.6 | 220.1 |
| 81 | 1010001 | 51 | 210.0 | 212.5 |
| 82 | 1010010 | 52 | 207.6 | 209.9 |
| 83 | 1010011 | 53 | 202.1 | 207.5 |
| 84 | 1010100 | 54 | 196.2 | 202.0 |
| 85 | 1010101 | 55 | 193.7 | 196.1 |
| 86 | 1010110 | 56 | 191.2 | 193.6 |
| 87 | 1010111 | 57 | 186.6 | 191.1 |
| 88 | 1011000 | 58 | 182.0 | 186.5 |
| 89 | 1011001 | 59 | 179.4 | 181.9 |
| 90 | 1011010 | 5A | 176.0 | 179.3 |
| 91 | 1011011 | 5B | 170.1 | 175.9 |
| 92 | 1011100 | 5 C | 165.0 | 170.0 |
| 93 | 1011101 | 5D | 162.5 | 164.9 |
| 94 | 1011110 | 5E | 160.0 | 162.4 |
| 95 | 1011111 | 5F | 156.7 | 159.9 |

Table 5. Register 0x00 Setting vs LO Frequency (continued)

| ReGister value |  |  | LO FREQUENCY RANGE (MHz) |  |
| :---: | :---: | :---: | :---: | :---: |
| DECIMAL | BINARY | HEX | LOWER BOUND | UPPER BOUND |
| 96 | 1100000 | 60 | 153.6 | 156.6 |
| 97 | 1100001 | 61 | 151.1 | 153.5 |
| 98 | 1100010 | 62 | 148.6 | 151.0 |
| 99 | 1100011 | 63 | 142.5 | 148.5 |
| 100 | 1100100 | 64 | 139.6 | 142.4 |
| 101 | 1100101 | 65 | 136.5 | 139.5 |
| 102 | 1100110 | 66 | 134.3 | 136.4 |
| 103 | 1100111 | 67 | 131.2 | 134.2 |
| 104 | 1101000 | 68 | 128.1 | 131.1 |
| 105 | 1101001 | 69 | 126.0 | 128.0 |
| 106 | 1101010 | 6 A | 123.8 | 125.9 |
| 107 | 1101011 | 6B | 121.3 | 123.7 |
| 108 | 1101100 | 6 C | 118.3 | 121.2 |
| 109 | 1101101 | 6 D | 115.7 | 118.2 |
| 110 | 1101110 | 6 E | 113.5 | 115.6 |
| 111 | 1101111 | 6 F | 111.3 | 113.4 |
| 112 | 1110000 | 70 | 109.5 | 111.2 |
| 113 | 1110001 | 71 | 107.6 | 109.4 |
| 114 | 1110010 | 72 | 105.6 | 107.5 |
| 115 | 1110011 | 73 | 103.0 | 105.5 |
| 116 | 1110100 | 74 | 100.3 | 102.9 |
| 117 | 1110101 | 75 | 98.5 | 100.2 |
| 118 | 1110110 | 76 | 96.6 | 98.4 |
| 119 | 1110111 | 77 | 94.7 | 96.5 |
| 120 | 1111000 | 78 | 93.0 | 94.6 |
| 121 | 1111001 | 79 | 30.0 | 92.9 |
| 122 | 1111010 | 7A | N/A | N/A |
| 123 | 1111011 | 7B | N/A | N/A |
| 124 | 1111100 | 7 C | N/A | N/A |
| 125 | 1111101 | 7 D | N/A | N/A |
| 126 | 1111110 | 7 E | N/A | N/A |
| 127 | 1111111 | 7 F | N/A | N/A |

A simplified circuit schematic of the LOL and LOC interfaces is depicted in Figure 2. The LOL and LOC inputs are not differential LO inputs. They are $50 \Omega$ inputs and are intended to be driven with an inductor going to the LOL input and a capacitor to the LOC input. Do not switch the capacitor and inductor, as this will result in very poor performance. For a wideband LO range an inductor value of 39nH and a capacitor value of 15 pF (standard LO match)

## APPLICATIONS InFORMATION

is recommended at these pins, forming a diplexer circuit with center frequency of 200 MHz . This diplexer helps to improve the uncalibrated side-band suppression significantly around 200 MHz . Even for LO frequencies far from 200MHz the diplexer performs better than a single-ended LO drive or a differential drive. Due to factory calibration of the poly-phase filter the typical side-band suppression is about 50 dBc for frequencies from 100 MHz to 700 MHz and 45 dBc from 700 MHz to 1300 MHz . For narrow-band applications far from 200 MHz it may help to tune the diplexer to a different frequency which can improve the uncalibrated side-band suppression and the gain vs LO drive level. The Typical Performance Characteristics section shows the return loss for a 900 MHz match $(\mathrm{L} 1=8.2 \mathrm{nH}$, $\mathrm{C} 5=3.3 \mathrm{pF}$ ) and a 1260 MHz match ( $\mathrm{L} 1=5.6 \mathrm{nH}, \mathrm{C} 5=3 \mathrm{pF}$ ). To get a performance with the standard 200 MHz match equivalent to the 900 MHz and 1260 MHz match, the LO power should be increased by 1.5 dB and 2 dB respectively. Register $0 \times 00$ values of Table 5 may have to be adjusted as well, in case the standard match is not used.


Figure 2. Simplified Circuit Schematic for the LOL and LOC Inputs
Below 100 MHz the matching network of Figure 3 can be used.The side-band suppression in that case is largely defined by the diplexer L1, C5 and the (temperature dependent) LOL and LOC input impedance. See measured performance in the Typical Performance Characteristics section.


Figure 3. Impedance Matching Network for LOL and LOC Interfaces Matched at $30 \mathrm{MHz} / 70 \mathrm{MHz}$

Table 6 lists LOL and LOC port inputimpedance vs frequency at $E N=$ High and $P_{L O}=0 \mathrm{dBm}$. The other LO port (LOC or LOL ) is terminated in a $50 \Omega$.

| FREQ (MHz) | $\begin{aligned} & \text { REG } \\ & 0 \times 00 \end{aligned}$ | LOL/LOC PORT IMPEDANCE ( $\Omega$ ) |  | REFL COEFFICIENT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | REAL* | IMAG* (IND) | MAG | ANGLE |
| 20 | 79 | 7.9 | 24.3 (194nH) | 0.750 | 175 |
| 30 | 79 | 9.1 | 19.0 (101nH) | 0.743 | 172 |
| 40 | 79 | 10.8 | 17.4 (69nH) | 0.732 | 169 |
| 50 | 79 | 13.0 | 17.6 (56nH) | 0.716 | 165 |
| 60 | 79 | 15.7 | 18.9 (50nH) | 0.693 | 162 |
| 70 | 79 | 18.6 | 21.4 (49nH)) | 0.661 | 158 |
| 80 | 79 | 21.6 | 25.0 (50nH) | 0.618 | 154 |
| 90 | 79 | 24.4 | 30.3 (54nH) | 0.564 | 151 |
| 100 | 75 | 27.0 | 38.3 (61nH)) | 0.497 | 148 |
| 110 | 70 | 29.0 | 51.4 (74nH) | 0.419 | 146 |
| 120 | 6 C | 30.3 | 76.1 (101nH) | 0.338 | 149 |
| 130 | 68 | 32.3 | 109.3 (134nH) | 0.276 | 150 |
| 140 | 64 | 34.3 | 121.6 (138nH) | 0.247 | 148 |
| 150 | 62 | 36.2 | 119.4 (127nH) | 0.234 | 142 |
| 160 | 5E | 37.4 | 149.1 (148nH)) | 0.201 | 143 |
| 170 | 5C | 37.1 | 357.5 (335nH) | 0.160 | 162 |
| 180 | 59 | 39.6 | 188.6 (167nH) | 0.164 | 141 |
| 190 | 57 | 41.4 | 192.0 (161nH)) | 0.150 | 135 |
| 200 | 54 | 40.7 | 418.6 (333nH) | 0.116 | 156 |

*Parallel Equivalent
The circuit schematic of the demo board is shown in Figure 13.

## I/Q Phase Balance Adjustment Register 0x05 and Side-Band Suppression

Ideally the I-channel LO phase is exactly $90^{\circ}$ ahead of the Q-channel LO phase, so called quadrature. In practice however, the I/Q phase difference differs from exact quadrature by a small error due to component parameter variations and harmonic content in the LO signal (see below).
The I/Q phase imbalance register ( $0 \times 05$ ) allows adjustment of the I/Q phase shift to compensate for such errors. Together with gain ratio register $0 \times 04$, it can thus be used to optimize the side-band suppression of the modulator.


[^0]:    $\boldsymbol{\Sigma}$, LT, LTC, LTM, Linear Technology, and the Linear logo are registered trademarks and QuikEval is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

