

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









### SmartMesh IP Node 2.4GHz 802.15.4e Wireless Mote-on-Chip

#### **NETWORK FEATURES**

- Complete Radio Transceiver, Embedded Processor, and Networking Software for Forming a Self-Healing Mesh Network
- SmartMesh® Networks Incorporate:
  - Time Synchronized Network-Wide Scheduling
  - Per Transmission Frequency Hopping
  - Redundant Spatially Diverse Topologies
  - Network-Wide Reliability and Power Optimization
  - NIST Certified Security
- SmartMesh Networks Deliver
  - >99.999% Network Reliability Achieved in the Most Challenging RF Environments
  - Sub 50µA Routing Nodes
- Compliant to 6LoWPAN Internet Protocol (IP) and IEEE 802.15.4e Standards

#### LTC5800-IPM FEATURES

- Industry-Leading Low Power Radio Technology
  - 4.5mA to Receive a Packet
  - 9.7mA to Transmit at 8dBm
- PCB Module Versions Available (LTP5901/ LTP5902-IPM) with RF Modular Certifications
- 2.4GHz, IEEE 802.15.4e System-on-Chip
- 72-Pin 10mm × 10mm QFN Package
- Micrium µCOS-II Real Time Operating System based On-Chip Software Development Kit

#### DESCRIPTION

SmartMesh IP™ wireless sensor networks are self managing, low power internet protocol (IP) networks built from wireless nodes called motes. The LTC®5800-IPM is the IP mote product in the Eterna®\* family of IEEE 802.15.4e System-on-Chip (SoC) solutions, featuring a highly-integrated, low power radio design by Dust Networks® as well as an ARM Cortex-M3 32-bit microprocessor running Dust's embedded SmartMesh IP networking software.

The LTC5800-IPM SoC features an on-chip power amplifier (PA) and transceiver, requiring only power supply decoupling, crystals, and antenna with matching circuitry to create a complete wireless node.


With Dust's time-synchronized SmartMesh IP networks, all motes in the network may route, source or terminate data, while providing many years of battery powered operation. The SmartMesh IP software provided with the LTC5800-IPM is fully tested and validated, and is readily configured via a software Application Programming Interface.

SmartMesh IP motes deliver a highly flexible network with proven reliability and low power performance in an easy-to-integrate platform.

T, LT, LTC, LTM, Linear Technology, the Linear logo, Dust, Dust Networks, SmartMesh and Eterna are registered trademarks and LTP, the Dust Networks logo, SmartMesh IP and Moteon-Chip are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7375594, 7420980, 7529217, 7791419, 7881239, 7898322, 8222965.

\* Eterna is Dust Networks' low power radio SoC architecture.

### TYPICAL APPLICATION





### LTC5800-IPM

### TABLE OF CONTENTS

Network Features	. 1
LTC5800-IPM Features	. 1
Typical Application	. 1
Description	
SmartMesh Network Overview	. 3
Absolute Maximum Ratings	. 4
Order Information	
Pin Configuration	
Recommended Operating Conditions	. 5
DC Characteristics	
Radio Specifications	. 5
Radio Receiver Characteristics	
Radio Transmitter Characteristics	. 6
Digital I/O Characteristics	. 7
Temperature Sensor Characteristics	. 7
Analog Input Chain Characteristics	. 7
System Characteristics	
UART AC Characteristics	
TIMEn AC Characteristics	
Radio_Inhibit AC Characteristics	10
Flash AC Characteristics	10
Flash SPI Slave AC Characteristics	11
SPI Master AC Characteristics	12
I <sup>2</sup> C AC Characteristics	13
Typical Performance Characteristics	<b>15</b>
Pin Functions	<b>20</b>


Uperation	_
Power Supply	
Supply Monitoring and Reset	
Precision Timing	27
Application Time Synchronization	
Time References	
Radio	28
UARTs	_
Autonomous MAC	
Security	
Temperature Sensor	
Radio Inhibit	30
Flash Programming	
FLASH Data Retention	
State Diagram	
SPI Master	
I <sup>2</sup> C Master	
1-Wire Master	
Applications Information	
Modes of Operation	
Slave Mode	
Master Mode	
On-Chip SDK (OCSDK)	
Regulatory and Standards Compliance	
Soldering Information	
Related Documentation	
Package Description	
Revision History	
Typical Application	
Polated Parts	20

### SMARTMESH NETWORK OVERVIEW

A SmartMesh network consists of a self-forming multi-hop mesh of nodes, known as motes, which collect and relay data, and a network manager that monitors and manages network performance and security, and exchanges data with a host application.

SmartMesh networks communicate using a time slotted channel hopping (TSCH) link layer, pioneered by Dust Networks. In a TSCH network, all motes in the network are synchronized to within less than a millisecond. Time in the network is organized into time slots, which enables collision-free packet exchange and per-transmission channel-hopping. In a SmartMesh network, every device has one or more parents (e.g. mote 3 has motes 1 and 2 as parents) that provide redundant paths to overcome communications interruption due to interference, physical obstruction or multi-path fading. If a packet transmission fails on one path, the next retransmission may try on a different path and different RF channel.


A network begins to form when the network manager instructs its on-board Access Point (AP) radio to begin sending advertisements—packets that contain information that enables a device to synchronize to the network and request to join. This message exchange is part of the security handshake that establishes encrypted communications between the manager or application, and mote. Once motes have joined the network, they maintain synchronization through time corrections when a packet is acknowledged.



An ongoing discovery process ensures that the network continually discovers new paths as the RF conditions change. In addition, each mote in the network tracks performance statistics (e.g. quality of used paths, and lists of potential paths) and periodically sends that information to the network manager in packets called health reports.

The Network Manager uses health reports to continually optimize the network to maintain >99.999% data reliability even in the most challenging RF environments.

The use of TSCH allows SmartMesh devices to sleep in between scheduled communications and draw very little power in this state. Motes are only active in time slots where they are scheduled to transmit or receive, typically resulting in a duty cycle of < 1%. The optimization software in the Network Manager coordinates this schedule automatically. When combined with the Eterna low power radio, every mote in a SmartMesh network—even busy routing ones—can run on batteries for years. By default, all motes in a network are capable of routing traffic from other motes, which simplifies installation by avoiding the complexity of having distinct routers vs non-routing end nodes. Motes may be configured as non-routing to further reduce that particular mote's power consumption and to support a wide variety of network topologies.



At the heart of SmartMesh motes and network managers is the Eterna IEEE 802.15.4e System-on-Chip (SoC), featuring Dust Networks' highly integrated, low power radio design, plus an ARM Cortex-M3 32-bit microprocessor running SmartMesh networking software. The SmartMesh networking software comes fully compiled yet is configurable via a rich set of Application Programming Interfaces (APIs) which allows a host application to interact with the network, e.g. to transfer information to a device, to configure data publishing rates on one or more motes, or to monitor network state or performance metrics. Data publishing can be uniform or different for each device, with motes being able to publish infrequently or faster than once per second as needed.



### **ABSOLUTE MAXIMUM RATINGS**


(Note 1)

Supply Voltage on VSUPPLY4.20V
Input Voltage on AI_0/1/2/3 Inputs1.80V
Voltage on Any Digital I/O Pin0.3V to V <sub>SUPPLY</sub> + 0.3V
Input RF Level10dBm
Storage Temperature Range (Note 3) –55°C to 125°C
Junction Temperature (Note 3) 125°C
Operating Temperature Range
LTC5800I40°C to 85°C
LTC5800H55°C to 105°C

CAUTION: This part is sensitive to electrostatic discharge (ESD). It is very important that proper ESD precautions be observed when handling the LTC5800-IPM.

### PIN CONFIGURATION

Pin functions shown in italics are currently not supported in software.



### ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC5800IWR-IPMA#PBF	LTC5800IWR-IPMA#PBF	LTC5800WR-IPMA	72-Lead (10mm × 10mm × 0.85mm) Plastic QFN	-40°C to 85°C
LTC5800HWR-IPMA#PBF	LTC5800HWR-IPMA#PBF	LTC5800WR-IPMA	72-Lead (10mm × 10mm × 0.85mm) Plastic QFN	-55°C to 105°C

<sup>\*</sup>The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

This product is only offered in trays. For more information go to: http://www.linear.com/packaging/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



### **RECOMMENDED OPERATING CONDITIONS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP MA	X	UNITS
V <sub>SUPPLY</sub>	Supply Voltage	Including Noise and Load Regulation	•	2.1	3.7	6	V
	Supply Noise	Requires Recommended RLC Filter, 50Hz to 2MHz	•		25	)	mV
	Operating Relative Humidity	Non-condensing	•	10	90		% RH
	Temperature Ramp Rate	While Operating in Network	•	-8	+8		°C/min

### **DC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

OPERATION/STATE	CONDITIONS	MIN TYP MAX	UNITS
Reset	After Power-on Reset	1.2	μА
Power-on Reset	During Power-on Reset, Maximum 750µs + VSUPPLY Rise Time from 1V to 1.9V	12	mA
Doze	RAM on, ARM Cortex-M3, Flash, Radio, and Peripherals Off, All Data and State Retained, 32.768kHz Reference Active	1.2	μА
Deep Sleep	RAM on, ARM Cortex-M3, Flash, Radio, and Peripherals Off, All Data and State Retained, 32.768kHz Reference Inactive	0.8	μА
In-Circuit Programming	RESETn and FLASH_P_ENn Asserted, IPCS_SCK @ 8MHz	20	mA
Peak Operating Current +8dBm +0dBm	System Operating at 14.7MHz, Radio Transmitting, During Flash Write. Maximum duration 4.33 ms.	30 26	mA mA
Active	ARM Cortex M3, RAM and Flash Operating, Radio and All Other Peripherals Off. Clock Frequency of CPU and Peripherals Set to 7.3728MHz, VCORE = 1.2V	1.3	mA
Flash Write	Single Bank Flash Write	3.7	mA
Flash Erase	Single Bank Page or Mass Erase	2.5	mA
Radio Tx +0dBm (LTC5800I) +0dBm (LTC5800H) +8dBm (LTC5800I) +8dBm (LTC5800H)	Current With Autonomous MAC Managing Radio Operation, CPU Inactive. Clock Frequency of CPU and Peripherals Set to 7.3728MHz.	5.4 5.6 9.7 9.9	mA mA mA
Radio Rx LTC5800I LTC5800H	Current With Autonomous MAC Managing Radio Operation, CPU Inactive. Clock Frequency of CPU and Peripherals Set to 7.3728MHz.	4.5 4.7	mA mA

### **RADIO SPECIFICATIONS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	CONDITIONS				MAX	UNITS
Frequency Band		•	2.4000		2.4835	GHz
Number of Channels		•		15		
Channel Separation		•	5			MHz
Channel Center Frequency	Where k = 11 to 25, as Defined by IEEE.802.15.4	•	2405 + 5•(k-11)			MHz
Raw Data Rate		•	250			kbps
Antenna Pin ESD Protection	HBM Per JEDEC JESD22-A114F			±1000		V
Range (Note 4) Indoor Outdoor Free Space	25°C, 50% RH, +2dBi Omni-Directional Antenna, Antenna 2m Above Ground			100 300 1200		m m m



# **RADIO RECEIVER CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Receiver Sensitivity	Packet Error Rate (PER) = 1% (Note 5)		-93		dBm
Receiver Sensitivity	PER = 50%		-95		dBm
Saturation	Maximum Input Level the Receiver Will Properly Receive Packets		0		dBm
Adjacent Channel Rejection (High Side)	Desired Signal at -82dBm, Adjacent Modulated Channel 5MHz Above the Desired Signal, PER = 1% (Note 5)		22		dBc
Adjacent Channel Rejection (Low Side)	Desired Signal at –82dBm, Adjacent Modulated Channel 5MHz Below the Desired Signal, PER = 1% (Note 5)		19		dBc
Alternate Channel Rejection (High Side)	Desired Signal at –82dBm, Alternate Modulated Channel 10MHz Above the Desired Signal, PER = 1% (Note 5)	40		40	
Alternate Channel Rejection (Low Side)	Desired Signal at –82dBm, Alternate Modulated Channel 10MHz Below the Desired Signal, PER = 1% (Note 5)	36			dBc
Second Alternate Channel Rejection	Desired Signal at –82dBm, Second Alternate Modulated Channel Either 15MHz Above or Below, PER = 1% (Note 5)		42		dBc
Co-Channel Rejection	Desired Signal at –82dBm, Undesired Signal is an 802.15.4 Modulated Signal at the Same Frequency, PER = 1%		-6		dBc
LO Feed Through			-55		dBm
Frequency Error Tolerance (Note 6)			±50		ppm
Symbol Error Tolerance			±50		ppm
Received Signal Strength Indicator (RSSI) Input Range			−90 to −10		dBm
RSSI Accuracy			±6		dB
RSSI Resolution			1		dB

# **RADIO TRANSMITTER CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Power High Calibrated Setting Low Calibrated Setting	Delivered to a 50Ω load		8		dBm dBm
Spurious Emissions	Conducted Measurement with a 50Ω Single-Ended Load, +8dBm Output Power. All Measurements Made with Max Hold. RF Implementation Per Eterna Reference Design				
30MHz to 1000MHz 1GHz to 12.75GHz 2.4GHz ISM Upper Band Edge (Peak) 2.4GHz ISM Upper Band Edge (Average) 2.4GHz ISM Lower Band Edge	$R_{BW} = 120 \text{kHz}, V_{BW} = 100 \text{Hz}$ $R_{BW} = 1 \text{MHz}, V_{BW} = 3 \text{MHz}$ $R_{BW} = 1 \text{MHz}, V_{BW} = 3 \text{MHz}$ $R_{BW} = 1 \text{MHz}, V_{BW} = 10 \text{Hz}$ $R_{BW} = 100 \text{kHz}, V_{BW} = 100 \text{kHz}$		<-70 -45 -37 -49 -45		dBm dBm dBm dBm dBc
Harmonic Emissions 2nd Harmonic 3rd Harmonic	Conducted Measurement Delivered to a 50Ω Load, Resolution Bandwidth = 1MHz, Video Bandwidth = 1MHz, RF Implementation Per Eterna Reference Design		-50 -45		dBm dBm

LINEAR TECHNOLOGY

### **DIGITAL I/O CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 7)		MIN	TYP	MAX	UNITS
V <sub>IL</sub>	Low Level Input Voltage		•	-0.3		0.6	V
V <sub>IH</sub>	High Level Input Voltage	(Note 8)	•	VSUPPLY - 0.3	\	/SUPPLY + 0.3	V
$V_{OL}$	Low Level Output Voltage	Type 1, I <sub>OL(MAX)</sub> = 1.2mA	•			0.4	V
	Low Level Output Voltage	Type 2, Low Drive, I <sub>OL(MAX)</sub> = 2.2mA	•			0.4	V
	Low Level Output Voltage	Type 2, High Drive, I <sub>OL(MAX)</sub> = 4.5mA	•			0.4	V
V <sub>OH</sub>	High Level Output Voltage	Type 1, $I_{OH(MAX)} = -0.8mA$	•	VSUPPLY - 0.3	\	/SUPPLY + 0.3	V
	High Level Output Voltage	Type 2, Low Drive, $I_{OH(MAX)} = -1.6mA$	•	VSUPPLY - 0.3	\	/SUPPLY + 0.3	V
	High Level Output Voltage	Type 2, High Drive, $I_{OH(MAX)} = -3.2mA$	•	VSUPPLY - 0.3	\	/SUPPLY + 0.3	V
	Input Leakage Current	Input Driven to VSUPPLY or GND			50		nA
	Pull-Up/Pull-Down Resistance				50		kΩ

### **TEMPERATURE SENSOR CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Offset	Temperature Offset Error at 25°C		±0.25		°C
Slope Error			±0.033		°C/°C

### **ANALOG INPUT CHAIN CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Variable Gain Amplifier Gain Gain Error		1		8 2	%
DNL	Offset-Digital to Analog Converter (DAC) Full-Scale Resolution Differential Non-Linearity			1.80 4	2.7	V Bits mV
DNL INL	Analog to Digital Converter (ADC) Full-Scale, Signal Resolution Offset Differential Non-Linearity Integral Non-Linearity Settling Time Conversion Time Current Consumption	Mid-Scale 10kΩ Source Impedance		1.80 1.8 1.4	12 1 1 10 20	V mV LSB LSB LSB µs µs
	Analog Inputs (Note 8) Load Series Input Resistance			20 1		pF kΩ




# **SYSTEM CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ and $V_{\text{SUPPLY}} = 3.6 \text{V}$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Doze to Active State Transition				5		μs
	Doze to Radio Tx or Rx				1.2		ms
Q <sub>CCA</sub>	Charge to Sample RF Channel RSSI	Charge Consumed Starting from Doze State and Completing an RSSI Measurement			4		μС
$\overline{Q_{MAX}}$	Largest Atomic Charge Operation	Flash Erase, 21ms Max Duration	•			200	μC
	RESETn Pulse Width		•	125			μѕ

# 

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Permitted R <sub>X</sub> Baud Rate Error	Both Application Programming Interface (API) and Command Line Interface (CLI) UARTs	•	-2		2	%
	Generated T <sub>X</sub> Baud Rate Error	Both API and CLI UARTs	•	-1		1	%
t <sub>RX_RTS</sub> to RX_CTS	Assertion of UART_RX_RTSn to Assertion of UART_RX_CTSn, or Negation of UART_RX_RTSn to Negation of UART_RX_CTSn		•	0		2	ms
t <sub>RX_CTS to RX</sub>	Assertion of UART_RX_CTSn to Start of Byte		•	0		20	ms
t <sub>EOP to RX_RTS</sub>	End of Packet (End of the Last Stop Bit) to Negation of UART_RX_RTSn		•	0		22	ms
t <sub>BEG_TX_RTS</sub> to TX_CTS	Assertion of UART_TX_RTSn to Assertion of UART_TX_CTSn		•	0		22	ms
t <sub>END_TX_RTS</sub> to TX_CTS	Negation of UART_TX_RTSn to Negation of UART_TX_CTSn	Mode 2 Only				22	ms
t <sub>END_TX_CTS</sub> to TX_RTS	Negation of UART_TX_CTSn to Negation of UART_TX_RTSn	Mode 4 Only		2			Bit Period
t <sub>TX_CTS to TX</sub>	Assertion of UART_TX_CTSn to Start of Byte		•	0		2	Bit Period
t <sub>EOP to TX_RTS</sub>	End of Packet (End of the Last Stop Bit) to Negation of UART_TX_RTSn		•	0		1	Bit Period
t <sub>RX_INTERBYTE</sub>	Receive Inter-Byte Delay		•			100	ms
t <sub>RX_INTERPACKET</sub>	Receive Inter-Packet Delay		•	20			ms
t <sub>TX_INTERPACKET</sub>	Transmit Inter-Packet Delay		•	1			Bit Period
t <sub>TX to TX_CTS</sub>	Start of Byte to Negation of UART_TX_CTSn		•	0			ns

### **UART AC CHARACTERISTICS**






Figure 1. API UART Timing

# **TIMEN AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>STROBE</sub>	TIMEn Signal Strobe Width		•	125			μs
t <sub>RESPONSE</sub>	Delay from Rising Edge of TIMEn to the Start of Time Packet on API UART	•	•	0		100	ms
t <sub>TIME_HOLD</sub>	Delay from End of Time Packet on API UART to Falling Edge of Subsequent TIMEn	•	•	0			ns
	Timestamp Resolution (Note 10)		•		1		μs
	Network-Wide Time Accuracy (Note 11)		•		±5		μs




Figure 2. Timestamp Timing



### **RADIO\_INHIBIT AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>RADIO_OFF</sub>	Delay from Rising Edge of RADIO_INHIBIT to Radio Disabled		•			20	ms
t <sub>RADIO_INHIBIT_STROBE</sub>	Maximum RADIO_INHIBIT Strobe Width					2	S




Figure 3. RADIO\_INHIBIT Timing

### **FLASH AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>WRITE</sub>	Time to Write a 32-Bit Word (Note 12)		•			21	μs
t <sub>PAGE_ERASE</sub>	Time to Erase a 2kB Page (Note 12)		•			21	ms
t <sub>MASS_ERASE</sub>	Time to Erase 256kB Flash Bank (Note 12)		•			21	ms
	Data Retention	25°C		100			Years
		85°C		20			Years
		105°C		8			Years

# **FLASH SPI SLAVE AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>FP_EN_to_RESET</sub>	Setup from Assertion of FLASH_P_ENn to Assertion of RESETn	•	0			ns
t <sub>FP_ENTER</sub>	Delay from the Assertion RESETn to the First Falling Edge of IPCS_SSn	•	125			μѕ
t <sub>FP_EXIT</sub>	Delay from the Completion of the Last Flash SPI Slave Transaction to the Negation of RESETn and FLASH_P_ENn (Note 13)	•	10			μѕ
t <sub>SSS</sub>	IPCS_SSn Setup to the Leading Edge of IPCS_SCK	•	15			ns
t <sub>SSH</sub>	IPCS_SSn Hold from Trailing Edge of IPCS_SCK	•	15			ns
t <sub>CK</sub>	IPCS_SCK Period	•	300			ns
t <sub>DIS</sub>	IPCS_MOSI Data Setup	•	15			ns
t <sub>DIH</sub>	IPCS_MOSI Data Hold	•	5			ns
t <sub>DOV</sub>	IPCS_MISO Data Valid	•	-5		30	ns
t <sub>OFF</sub>	IPCS_MISO Data Tri-State from Trailing Edge of IPCS_SSn	•	0		30	ns




Figure 4. Flash Programming Interface Timing

# **SPI MASTER AC CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>SSS</sub>	SPIM_SSXn Setup to the Leading Edge of SPIM_SCK	•	t <sub>CK-30</sub>			ns
t <sub>SSH</sub>	SPIM_SSXn Hold from Trailing Edge of SPIM_SCK	•	t <sub>CK-30</sub>			ns
t <sub>CK</sub>	SPIM_SCK Period	•	268			ns
t <sub>DIS</sub>	SPIM_MOSI Data Setup	•	30			ns
t <sub>DIH</sub>	SPIM_MOSI Data Hold	•	5			ns
t <sub>DOV</sub>	SPIM_MISO Data Valid	•	-5		30	ns
t <sub>OFF</sub>	SPIM_MISO Data Tri-State from Trailing Edge of SPIM_SSXn	•	0		30	ns




Figure 5. SPI Master Timing - CPHA = 0




Figure 6. SPI Master Timing - CPHA = 1

# I<sup>2</sup>C AC CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}$ C and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SCL</sub>	SCL Frequency	184kHz Operation 92kHz Operation	•		184.3 92.2	188 94	kHz
t <sub>HD_STA</sub>	Start Hold Time (SCL from SDA)	184kHz Operation 92kHz Operation	•	1 2			μѕ
t <sub>SU_STA</sub>	Setup Time for a Repeated Start	184kHz Operation, 750ns SCL Rise Time 92kHz Operation, 1.5µs SCL Rise Time	•	300 600			ns
t <sub>HD_DAT</sub>	Data Hold Time	184kHz Operation 92kHz Operation	•	1 2			μѕ
t <sub>SU_DAT</sub>	Data Setup Time	184kHz Operation 92kHz Operation	•	1 2			μѕ
t <sub>SU_STO</sub>	Setup Time for Stop Condition	184kHz Operation 92kHz Operation	•	1 2			μѕ




Figure 7. I<sup>2</sup>C Master Timing

### **1-WIRE MASTER**The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ and $V_{SUPPLY} = 3.6V$ unless otherwise noted. (Note 13)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>RSTL</sub>	Reset Low		•	527	556	584	μs
t <sub>PS</sub>	Presense Sample		•	60.1	69.4	79	μs
t <sub>BIT_PERIOD</sub>	1_WIRE Data Bit Period		•	82	86.8	92	μs
t <sub>LOW0</sub>	1_WIRE Write Data 0 Low Width		•	65	69	82	μs
t <sub>LOW1</sub>	1_WIRE Write Data 1 Low Width		•	8.2	8.7	9.2	μs
t <sub>LOWR</sub>	1_WIRE Read Data Low Width		•	8.2	8.7	9.2	μs
t <sub>RS</sub>	Read Sample from 1_WIRE Low		•	13.2	14.6	15.0	μs




Figure 8. 1-Wire Master Timing

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** ESD (electrostatic discharge) sensitive device. ESD protection devices are used extensively internal to Eterna. However, high electrostatic discharge can damage or degrade the device. Use proper ESD handling precautions.

**Note 3:** Extended storage at high temperature is discouraged, as this negatively affects the data retention of Eterna's calibration data. See the FLASH Data Retention section for details.

**Note 4:** Actual RF range is subject to a number of installation-specific variables including, but not restricted to ambient temperature, relative humidity, presence of active interference sources, line-of-sight obstacles, and near-presence of objects (for example, trees, walls, signage, and so on) that may induce multipath fading. As a result, range varies.

**Note 5:** As Specified by IEEE Std. 802.15.4-2006: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (LR-WPANs) <a href="http://standards.ieee.org/findstds/standard/802.15.4-2011.html">http://standards.ieee.org/findstds/standard/802.15.4-2011.html</a>

**Note 6:** IEEE Std. 802.15.4-2006 requires transmitters to maintain a frequency tolerance of better than ±40 ppm.

**Note 7:** Per pin IO types are provided in the Pin Functions section.

Note 8: VIH maximum voltage input must respect the  $V_{\mbox{SUPPLY}}$  maximum voltage specification.

**Note 9:** The analog inputs to the ADC can be modeled as a series resistor to a capacitor. At a minimum the entire circuit, including the source impedance for the signal driving the analog input should be designed to settle to within ½ LSB within the sampling window to match the performance of the ADC.

**Note 10:** See the SmartMesh IP Mote API Guide for the timeIndication notification definition.

**Note 11:** Network time accuracy is a statistical measure and varies over the temperature range, reporting rate and the location of the device relative to the manager in the network. See the Typical Performance Characteristics section for a more detailed description.

**Note 12:** Code execution from flash banks being written or erased is suspended until completion of the flash operation.

Note 13: Guaranteed by design. Not production tested.

LINEAR TECHNOLOGY

Network motes typically route through at least two parents the traffic destined for the manager. The supply current graphs shown in Figure 9 include a parameter called descendants. In these graphs the term descendants is short for traffic-weighted descendants and refers to an amount of activity equivalent to the number of descendants if all of the network traffic directed to the mote in question. Generally the number of descendants of a parent is more, typically 2x or more, than the number of traffic-weighted descendants. For example, with reference to Figure 10 mote P1 has 0.75 traffic-weighted descendants. To obtain this value notice that mote D1 routes half its packets through mote P1 adding 0.5 to the traffic-weighted descendant value; the other half of D1's traffic is routed through its other parent, P2. Mote D2 routes half its packets through mote D1 (the other half going through parent P3), which we know routes half its packets to mote P1, adding another 0.25 to the traffic-weighted descendant value for a total traffic-weighted descendant value of 0.75.

As described in the Application Time Synchronization section, Eterna provides two mechanisms for applications to maintain a time base across a network. The synchronization performance plots that follow were generated using the more precise TIMEn input. Publishing rate is the rate a mote application sends upstream data. Synchronization improves as the publishing rate increases. Baseline synchronization performance is provided for a network operating with a publishing rate of zero. Actual performance for applications in network will improve as publishing rates increase. All synchronization testing

was performed with the 1-hop mote inside a temperature chamber. Timing errors due to temperature changes and temperature differences both between the manager and this mote and between this mote and its descendents therefore propagated down through the network. The synchronization of the 3-hop and 5-hop motes to the manager was then affected by the temperature ramps even though they were at room temperature. For 2°C/minute testing the temperature chamber was cycled between –40°C and 85°C at this rate for 24 hours. For 8°C/minute testing, the temperature chamber was rapidly cycled between 85°C and 45°C for 8 hours, followed by rapid cycling between –5°C and 45°C for 8 hours, and lastly, rapid cycling between –40°C and 15°C for 8 hours.






Figure 10. Example Network Graph










Figure 9




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 1 Hop, Room Temperature




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 1 Hop, 2°C/Min




TIMEn Synchronization Error O Packet/s Publishing Rate, 1 Hop, 8°C/Min




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 3 Hops, Room Temperature




TIMEn Synchronization Error O Packet/s Publishing Rate, 3 Hops, 2°C/Min



TIMEn Synchronization Error O Packet/s Publishing Rate, 3 Hops, 8°C/Min




#### TIMEn Synchronization Error O Packet/s Publishing Rate, 5 Hops, Room Temperature




5800IPM

#### TIMEn Synchronization Error O Packet/s Publishing Rate, 5 Hops, 2°C/Min




5800IPM G06

TIMEn Synchronization Error O Packet/s Publishing Rate, 5 Hops, 8°C/Min







TIMEn Synchronization Error 1 Packet/s Publishing Rate, 1 Hop, Room Temperature




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 3 Hops, Room Temperature




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 5 Hops, Room Temperature




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 1 Hop, 2°C/Min




TIMEN Synchronization Error 1 Packet/s Publishing Rate, 3 Hops, 2°C/Min




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 5 Hops, 2°C/Min




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 1 Hop, 8°C/Min



TIMEn Synchronization Error 1 Packet/s Publishing Rate, 3 Hops, 8°C/Min




TIMEn Synchronization Error 1 Packet/s Publishing Rate, 5 Hops, 8°C/Min




As described in the SmartMesh Network Overview section, devices in network spend the vast majority of their time inactive in their lowest power state (doze). On a synchronous schedule a mote will wake to communicate with another mote. Regularly occurring sequences which wake, perform a significant function and return to sleep are considered atomic. These operations are considered atomic as the sequence of events can not be separated into smaller events while performing a useful function. For example, transmission of a packet over the radio is an atomic operation. Atomic operations may be characterized in either charge or energy. In a time slot where a mote successfully sends a packet, an atomic transmit includes setup prior to sending the message, sending the message, receiving the acknowledgment and the post processing needed as a result of the message being sent. Similarly in a time slot when a mote successfully receives a packet, an atomic receive includes setup prior to listening, listening until the start of the packet transition, receiving the packet, sending the acknowledgement and post processing required due to the arrival of the packet.

To ensure reliability each mote in the network is provided multiple time slots for each packet it nominally will send and forward. The time slots are assigned to communicate upstream, toward the manager, with at least two different motes. When combined with frequency hopping this provides temporal, spatial and spectral redundancy. Given this approach a mote will often listen for a message that it will never receive, since the time slot is not being used by the transmitting mote. It has already successfully transmitted the packet. Since typically 3 time slots are scheduled for every 1 packet to be sent or forwarded, motes will perform more of these atomic "idle listens" than atomic transmit or atomic receive sequences. Examples of transmit, receive and idle listen atomic operations are shown in Figure 11.

Atomic Operation - Maximum Length Transmit at Pout=8dBm with Acknowledge, 7.25ms Time Slot (54.5µC Total Charge at 3.6V)



Atomic Operation - Maximum Length Receive with Acknowledge Pout=8dBm, 7.25ms Time Slot (32.6µC Total Charge at 3.6V)








Figure 11



### **PIN FUNCTIONS** Pin functions shown in italics are currently not supported in software.

The following table organizes the pins by functional groups. For those I/O with multiple functions the alternate functions are shown on the second and third line in their respective row. The **No** column provides the pin number. The second column lists the function. The **Type** column

lists the I/O type. The **I/O** column lists the direction of the signal relative to Eterna. The **Pull** column shows which signals have a fixed passive pull-up or pull-down. The **Description** column provides a brief signal description.

NO	POWER SUPPLY	TYPE	I/O	PULL	DESCRIPTION
Р	GND	Power	-	-	Ground Connection, P = QFN Paddle
2	CAP_PA_1P	Power	-	-	PA DC/DC Converter Capacitor 1 Plus Terminal
3	CAP_PA_1M	Power	-	-	PA DC/DC Converter Capacitor 1 Minus Terminal
4	CAP_PA_2M	Power	-	-	PA DC/DC Converter Capacitor 2 Minus Terminal
5	CAP_PA_2P	Power	-	-	PA DC/DC Converter Capacitor 2 Plus Terminal
6	CAP_PA_3P	Power	-	-	PA DC/DC Converter Capacitor 3 Plus Terminal
7	CAP_PA_3M	Power	-	-	PA DC/DC Converter Capacitor 3 Minus Terminal
8	CAP_PA_4M	Power	-	-	PA DC/DC Converter Capacitor 4 Minus Terminal
9	CAP_PA_4P	Power	-	-	PA DC/DC Converter Capacitor 4 Plus Terminal
10	VDDPA	Power	-	-	Internal Power Amplifier Power Supply, Bypass
30	VDDA	Power	-	-	Regulated Analog Supply, Bypass
31	VCORE	Power	-	-	Regulated Core Supply, Bypass
32	VOSC	Power	-	-	Regulated Oscillator Supply, Bypass
54	VPP	Test			Internal Regulator Test Port
56	VPRIME	Power	-	-	Internal Primary Power Supply, Bypass
57	CAP_PRIME_4P	Power	-	-	Primary DC/DC Converter Capacitor 4 Plus Terminal
58	CAP_PRIME_4M	Power	-	-	Primary DC/DC Converter Capacitor 4 Minus Terminal
59	CAP_PRIME_3M	Power	-	-	Primary DC/DC Converter Capacitor 3 Minus Terminal
60	CAP_PRIME_3P	Power	-	-	Primary DC/DC Converter Capacitor 3 Plus Terminal
61	CAP_PRIME_2P	Power	-	-	Primary DC/DC Converter Capacitor 2 Plus Terminal
62	CAP_PRIME_2M	Power	-	-	Primary DC/DC Converter Capacitor 2 Minus Terminal
63	CAP_PRIME_1M	Power	-	-	Primary DC/DC Converter Capacitor 1 Minus Terminal
64	CAP_PRIME_1P	Power	-	-	Primary DC/DC Converter Capacitor 1 Plus Terminal
65	VSUPPLY	Power	-	-	Power Supply Input to Eterna
NΩ	RADIO	TYPF	1/0	PIII I	DESCRIPTION

NO	RADIO	TYPE	1/0	PULL	DESCRIPTION
1	RADIO_INHIBIT	1 (Note 14)	I	-	Radio Inhibit
11	LNA_EN GPI017	1	0 //0	-	External LNA Enable General Purpose Digital I/O
12	RADIO_TX GPI018	1	0 <i>I/0</i>	-	Radio TX Active (External PA Enable/Switch Control)  General Purpose Digital I/O
13	RADIO_TXn GPI019	1	0 //0	-	Radio TX Active (External PA Enable/Switch Control), Active Low General Purpose Digital I/O
14	ANTENNA	-	-	-	Single-Ended Antenna Port, $50\Omega$

### **PIN FUNCTIONS** Pin functions shown in italics are currently not supported in software.

15   Al_ 0	NO	ANALOG	TYPE	I/O	PULL	DESCRIPTION
17   AL 3	15	AI_0	Analog	I	-	Analog Input 0
NO   CRYSTALS   TYPE	16	AI_1	Analog	I	-	Analog Input 1
NO	17	AI_3	Analog	I	-	Analog Input 3
19	18	AI_2	Analog		-	Analog Input 2
19						
20				I/O	PULL	
28			-	I	-	-
NO   RESET   TYPE   I/O   PULL   DESCRIPTION			-	I	-	-
NO   RESET   TYPE   I/O   PULL   DESCRIPTION	28		Crystal	I	-	
NO	29	OSC_20M_XOUT	Crystal	I	-	20 MHz Crystal Xout
NO   JTAG		25057	TVDE	1/0	- BIII I	DECORPORTION
NO   JTAG				1/0		
1	-22	RESEIN	1	ı	UP	Reset Input, Active Low
TDO	NO	JTAG	TYPE	I/O	PULL	DESCRIPTION
1	23	TDI	1	I	UP	JTAG Test Data In
NO   GPIOS (NOTE 14)   TYPE   I/O   PULL   DESCRIPTION	24	TDO	1	0	-	JTAG Test Data Out
NO   GPIOS (NOTE 14)   TYPE   I/O   PULL   DESCRIPTION	25	TMS	1	I	UP	JTAG Test Mode Select
27   DP4 (GPI023)   1	26	TCK	1	I	DOWN	JTAG Test Clock
27   DP4 (GPI023)   1						
1						
TIMER8_EXT	NO		TYPE		PULL	
LPTIMER_EXT		DP4 (GPI023)				General Purpose Digital I/O
1	27	DP4 (GPI023) DP3 (GPI022)	1	1/0	-	General Purpose Digital I/O General Purpose Digital I/O
SPIM_SS_2n	33	DP4 (GPI023)  DP3 (GPI022) <i>TIMER8_EXT</i> DP2 (GPI021)	1	I/0 I/0 I/0	- - -	General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter General Purpose Digital I/O
NO   SPECIAL PURPOSE   TYPE   I/O   PULL   DESCRIPTION	27 33 34	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT	1 1	1/0 1/0 1/0 1/0	- - - -	General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter General Purpose Digital I/O External Input to Low Power Timer/Counter
NO         SPECIAL PURPOSE         TYPE         I/O         PULL         DESCRIPTION           35         SLEEPn GPI014         1 (Note 14)         I         -         Deep Sleep, Active Low General Purpose Digital I/O           49         PWM0 TIMER16_OUT GPI016         2         0         -         Pulse Width Modulator 0 -         16-Bit Timer/Counter Match Output/PWM Output General Purpose Digital I/O           72         TIMEn         1 (Note 14)         I         -         Time Capture Request, Active Low           NO         CLI         TYPE         I/O         PULL         DESCRIPTION	27 33 34	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)	1 1	I/O I/O I/O I/O I/O	- - - -	General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter General Purpose Digital I/O External Input to Low Power Timer/Counter General Purpose Digital I/O
35   SLEEPn	33 34 36	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)	1 1 1	1/0 1/0 1/0 1/0 1/0 0	- - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O
GPI014   I/O   - General Purpose Digital I/O	33 34 36	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)	1 1 1	1/0 1/0 1 1/0 1 1/0 0	- - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O
TIMER16_OUT GPI016  0 - 16-Bit Timer/Counter Match Output/PWM Output General Purpose Digital I/O  72 TIMEN  1 (Note 14) I - Time Capture Request, Active Low  NO CLI  TYPE I/O PULL DESCRIPTION	33 34 36 48	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT	1 1 1 1	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0		General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter  General Purpose Digital I/O External Input to Low Power Timer/Counter  General Purpose Digital I/O SPI Master Slave Select 2, Active Low General purpose digital I/O External Input to 16-Bit Timer/Counter
GPI016	27 33 34 36 48	DP4 (GPI023)  DP3 (GPI022)  **TIMER8_EXT**  DP2 (GPI021)  **LPTIMER_EXT*  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  **TIMER16_EXT*   SPECIAL PURPOSE  **SLEEPn**	1 1 1 1 1 TYPE	1/0 1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 1/0 1/	- - - - - - - - -	General Purpose Digital I/O General Purpose Digital I/O External Input to 8-Bit Timer/Counter  General Purpose Digital I/O External Input to Low Power Timer/Counter  General Purpose Digital I/O SPI Master Slave Select 2, Active Low General purpose digital I/O External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low
NO CLI TYPE I/O PULL DESCRIPTION	33 34 36 48 <b>NO</b> 35	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT  SPECIAL PURPOSE  SLEEPn  GPI014  PWM0	1 1 1 1 1 TYPE 1 (Note 14)	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0	- - - - - - - - - - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator 0
	33 34 36 48 <b>NO</b> 35	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT  SPECIAL PURPOSE  SLEEPn  GPI014  PWM0  TIMER16_OUT	1 1 1 1 1 TYPE 1 (Note 14)	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0 0	- - - - - - - - - - - - - -	General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator O  16-Bit Timer/Counter Match Output/PWM Output
37 UARTCO_TX 2 O - CLI UART 0 Transmit	33 34 36 48 <b>NO</b> 35	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT   SPECIAL PURPOSE  SLEEPn  GPI014  PWM0  TIMER16_OUT  GPI016	1 1 1 1 1 1 1 1 (Note 14)	1/0 1/0 1/0 1/0 1/0 0 1/0 1/0 0 1/0 0 0 0		General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator O  16-Bit Timer/Counter Match Output/PWM Output  General Purpose Digital I/O
	27 33 34 36 48 <b>NO</b> 35 49	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT   SPECIAL PURPOSE  SLEEPn  GPI014  PWM0  TIMER16_OUT  GPI016  TIMEN	1 1 1 1 1 1 1 1 1 (Note 14)	1/0		General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator 0  16-Bit Timer/Counter Match Output/PWM Output  General Purpose Digital I/O  Time Capture Request, Active Low
38 UARTCO_RX 1 I UP CLI UART O Receive	27 33 34 36 48 NO 35 49	DP4 (GPI023)  DP3 (GPI022)  TIMER8_EXT  DP2 (GPI021)  LPTIMER_EXT  DP0 (GPI00)  SPIM_SS_2n  DP1 (GPI020)  TIMER16_EXT   SPECIAL PURPOSE  SLEEPN GPI014  PWM0 TIMER16_OUT GPI016  TIMEN	1 1 1 1 1 1 1 1 1 1 1 (Note 14) 2 1 (Note 14)	1/0		General Purpose Digital I/O  General Purpose Digital I/O  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O  External Input to Low Power Timer/Counter  General Purpose Digital I/O  SPI Master Slave Select 2, Active Low  General purpose digital I/O  External Input to 16-Bit Timer/Counter  DESCRIPTION  Deep Sleep, Active Low  General Purpose Digital I/O  Pulse Width Modulator O  16-Bit Timer/Counter Match Output/PWM Output  General Purpose Digital I/O  Time Capture Request, Active Low



### **PIN FUNCTIONS** Pin functions shown in italics are currently not supported in software.

NO	SPI MASTER	TYPE	I/O	PULL	DESCRIPTION
39	SPIM_MISO GPI011	1	I I/0	-	SPI Master (MISO) Master In Slave Out Port General Purpose Digital I/O
41	SPIM_MOSI GPI010	2	0 I/0	-	SPI Master (MOSI) Master Out Slave In Port General Purpose Digital I/O
43	SPIM_SCK GPI09	2	0 I/0	-	SPI Master (SCK) Serial Clock Port General Purpose Digital I/O
46	SPIM_SS_1n GPI013	1	0 I/0	-	SPI Master Slave Select 1, Active Low General Purpose Digital I/O
47	SPIM_SS_0n GPI012	1	0 I/0	-	SPI Master Slave Select 0, Active Low General Purpose Digital I/O
NO	IPCS SPI/FLASH PROGRAMMING (NOTE 1	6) TYPE	I/O	PULL	DESCRIPTION
40	IPCS_MISO TIMER16_OUT GPI06	2	0 0 I/0	- - -	SPI Flash Emulation (MISO) Master In Slave Out Port 16-Bit Timer/Counter Match Output/PWM Output General Purpose Digital I/O
42	IPCS_MOSI TIMER16_EXT GPI05	1	I / I/0	- - -	SPI Flash Emulation (MOSI) Master Out Slave In Port  External Input to 16-bit Timer/Counter  General Purpose Digital I/O
44	IPCS_SCK TIMER8_EXT GPI04	1	I / I/0	- - -	SPI Flash Emulation (SCK) Serial Clock Port  External Input to 8-Bit Timer/Counter  General Purpose Digital I/O
45	IPCS_SSn LPTIMER_EXT GPI03	1	I / I/0	-	SPI Flash Emulation Slave Select, Active Low  External Input to Low Power Timer/Counter  General Purpose Digital I/O
55	FLASH_P_ENn	1	I	UP	Flash Program Enable, Active Low
NO	I <sup>2</sup> C/1-WIRE/SPI SLAVE	TYPE	I/O	PULL	DESCRIPTION
50	SPIS_MISO UARTC1_TX 1_WIRE	2	0 0 1/0	- - -	SPI Slave (MISO) Master In Slave Out Port CLI UART 1 Transmit 1 Wire Master
51	SPIS_MOSI UARTC1_RX GPI026	1	/ / I/0		SPI Slave (MOSI) Master Out Slave In Port CLI UART 1 Receive General Purpose Digital I/O
52	SPIS_SCK SCL	2	/ I/0	-	SPI Slave (SCK) Serial Clock Port 12C Serial Clock
53	SPIS_SSn SDA	2	/ I/0	-	SPI Slave Select, Active Low I2C Serial Data
NO	API UART	TYPE	I/O	PULL	DESCRIPTION
66	UART_RX_RTSn	1 (Note 14)	I	-	UART Receive (RTS) Request to Send, Active Low
67	UART_RX_CTSn	1	0	-	UART Receive (CTS) Clear to Send, Active Low
68	UART_RX	1 (Note 14)	I	-	UART Receive
69	UART_TX_RTSn	1	0	-	UART Transmit (RTS) Request to Send, Active Low
70	UART_TX_CTSn	1 (Note 14)	I	-	UART Transmit (CTS) Clear to Send, Active Low
71	UART_TX	2	0	-	UART Transmit

**Note 14:** These inputs are always enabled and must be driven or pulled to a valid state to avoid leakage.

Note 15: See also pins 40, 42, 44, and 45 for additional GPIO ports.

**Note 16:** Embedded programming over the IPCS SPI bus is only avaliable when RESETn is asserted.



### PIN FUNCTIONS

**VSUPPLY:** System and I/O Power Supply. Provides power to the chip including the on-chip DC/DC converters. The digital-interface I/O voltages are also set by this voltage. Bypass with  $2.2\mu F$  and  $0.1\mu F$  to ensure the DC/DC converters operate properly.

**VDDPA:** PA-Converter Bypass Pin. A 0.47µF cap should be connected from VDDPA to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VDDA:** Analog-Regulator Bypass Pin. A 0.1µF cap should be connected from VDDA to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VCORE:** Core-Regulator Bypass Pin. A 56nF cap should be connected from VCORE to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VOSC:** Oscillator-Regulator Bypass Pin. A 56nF cap should be connected from VOSC to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VPP:** Maunufacturing Test port for internal regulator. Do not connect anything to this pin.

**VPRIME:** Primary-Converter Bypass Pin. A  $0.22\mu F$  cap should be connected from VPRIME to ground with as short a trace as feasible. Do not connect anything else to this pin.

**VBGAP:** Bandgap Reference Output. Used for testing and calibration. Do not connect anything to this pin.

**CAP\_PA\_1P, CAP\_PA\_1M through CAP\_PA\_4P, CAP\_PA\_4M:** Dedicated Power-Amplifier DC/DC Converter Capacitor Pins. These pins are used when the radio is transmitting to efficiently convert VSUPPLY to the proper voltage for the power amplifier. A 56nF cap should be connected between each P and M pair. Trace length should be as short as feasible.

CAP\_PRIME\_1P, CAP\_PRIME\_1M through CAP\_PRIME\_4P, CAP\_PRIME\_4M: Primary DC/DC Converter Capacitor Pins. These pins are used when the device is awake to efficiently convert VSUPPLY to the proper voltage for the three on-chip low-dropout regulators. A 56nF cap should be connected between each P and M pair. Trace length should be as short as feasible.

**RADIO\_INHIBIT:** RADIO\_INHIBIT provides a mechanism for an external device to temporarily disable radio operation. Failure to observe the timing requirements defined in the Radio\_Inhibit AC Characteristics table, may result in unreliable network operation. In designs where the RADIO\_INHIBIT function is not needed the input must either be tied, pulled or actively driven low to avoid excess leakage.

**LNA\_ENABLE**, **RADIO\_TX**, **RADIO\_TXn**: Control signals generated by the autonomous MAC supporting the integration of an external LNA/PA. See the Eterna Extended Range Reference Design for implementation details.

**ANTENNA:** Multiplexed Receiver Input and Transmitter Output Pin. The impedance presented to the antenna pin should be  $50\Omega$ , single-ended with respect to paddle ground. To ensure regulatory compliance of the final product please see the Eterna Integration Guide for filtering requirements. The antenna pin should not have a DC path to ground; AC blocking must be included if a DC-grounded antenna is used.

Al\_0, Al\_1, Al\_2, Al\_3: Analog Inputs. These pins are multiplexed to the analog input chain. The analog input chain, as shown in Figure 12, is software-configurable and includes a variable-gain amplifier, an offset-DAC for adjusting input range, and a 10b ADC. Valid input range is between 0 to 1.8V. Analog inputs can be sampled as described in the On-Chip Software Development Kit (On-Chip SDK).




Figure 12. Analog Input Chain



#### PIN FUNCTIONS

**OSC\_32K\_XOUT:** Output Pin for the 32kHz Oscillator. Connect to 32kHz quartz crystal. The OSC\_32K\_XOUT and OSC\_32K\_XIN traces must be well-shielded from other signals, both on the same PCB layer and lower PCB layers, as shown in Figure 13.




Figure 13. PCB Top Metal Layer Shielding of Crystal Signals

**OSC\_32K\_XIN:** Input for the 32kHz Oscillator. Connect to 32kHz quartz crystal. The OSC\_32K\_XOUT and OSC\_32K\_XIN traces must be well-shielded from other signals, both on the same PCB layer and lower PCB layers, as shown in Figure 13.

**OSC\_20M\_XOUT:** Output for the 20MHz Oscillator. Connect only to a supported 20MHz quartz crystal. The OSC\_20M\_XOUT and OSC\_20M\_XIN traces must be well-shielded from other signals, as shown in Figure 13. See the Eterna Integration Guide for supported crystals.

**OSC\_20M\_XIN:** Input for the 20MHz Oscillator. Connect only to a supported 20MHz quartz crystal. The OSC\_20M\_XOUT and OSC\_20M\_XIN traces must be well-shielded from other signals, both on the same PCB layer and lower PCB layers, as shown in Figure 13.

**RESETn:** The asynchronous reset signal is internally pulled up. Resetting Eterna will result in the ARM Cortex M3 rebooting and loss of network connectivity. Use of this signal for resetting Eterna is not recommended except during power-on and in-circuit programming.

**TMS**, **TCK**, **TDI**, **TDO**: JTAG Port Supporting Software Debug and Boundary Scan. An IEEE Std 1149.1b-1994 compliant Boundary Scan Definition Language (BDSL) file for the WR QFN72 package can be found here.

**SLEEPn:** The SLEEPn function is not currently supported in software. The SLEEPn input must either be tied, pulled or actively driven high to avoid excess leakage.

**UART\_RX, UART\_RX\_RTSn, UART\_RX\_CTSn, UART\_TX, UART\_TX\_RTSn, UART\_TX\_CTSn:** The API UART interface includes bi-directional wake up and flow control. Unused input signals must be driven or pulled to their inactive state.

**TIMEn:** Strobing the TIMEn input is the most accurate method to acquire the network time maintained by Eterna. Eterna latches the network timestamp with sub-microsecond resolution on the rising edge of the TIMEn signal and produces a packet on the API serial port containing the timing information.

**UARTCO\_RX**, **UARTCO\_TX**: The CLI UART provides a mechanism for monitoring, configuration and control of Eterna during operation. For a complete description of the supported commands see the SmartMesh IP Mote CLI Guide.

**GPI00**, **GPI03** - **GPI06**, **GPI09** - **GPI013**, **GPI016**, **GPI020** - **GPI023**, **GPI026**: General purpose IO that can be sampled or driven as described in the On-Chip Software Development Kit (On-Chip SDK).



### PIN FUNCTIONS

**FLASH\_P\_ENn, IPCS\_SSn, IPCS\_SCK, IPCS\_MISO, IPCS\_SSn:** The In-circuit Programming Control System (IPCS) bus enables in-circuit programming of Eterna's flash memory. IPCS\_SCK is a clock and should be terminated appropriately for the driving source to prevent overshoot and ringing.

SPIM\_CLK, SPIM\_MISO, SPIM\_MOSI, SPIM\_SS\_On, SPIM\_SS\_1n, SPIM\_SS\_4n: The SPI Master bus with support for up to three SPI slave devices, via the On-Chip Software Development Kit (On-Chip SDK) provides an interface to SPI peripheral slave devices. The SPI interface is syncrhonous to SPIM\_CLK, which should be treated as a clock singal and terminated appropriately.

**1\_WIRE**: The 1-Wire master clock/data/power signal. See the On-Chip Software Development Kit (On-Chip SDK) for details on operating the 1-Wire Master controller.

**SCL**, **SDA**: The I<sup>2</sup>C bus SCL and SDA should be externally pulled to VSUPPLY with a  $10k\Omega$  resistor. See the On-Chip Software Development Kit (On-Chip SDK) for details on operating the 1-Wire Master controller.

