Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

LTC6950

1.4GHz Low Phase Noise, Low Jitter PLL with Clock Distribution

- **Low Phase Noise and Jitter**
- Additive Jitter: 18fs_{RMS} (12kHz to 20MHz)
■ Additive Jitter: 85fs_{pMS} (10Hz to Nyquist)
- ⁿ **Additive Jitter: 85fsRMS (10Hz to Nyquist)**
- **EZSync™ Multichip Clock Edge Synchronization**
- Full PLL Core with Lock Indicator
- -226 dBc/Hz Normalized In-Band Phase Noise Floor
- -274dBc/Hz Normalized 1/f Phase Noise
- 1.4GHz Maximum VCO Input Frequency
- Four Independent, Low Noise 1.4GHz LVPECL Outputs
- One LVDS/CMOS Configurable Output
- Five Independently Programmable Dividers Covering All Integers from 1 to 63
- Five Independently Programmable VCO Clock Cycle Delays Covering All Integers from 0 to 63
- -40° C to 105°C Junction Temperature Range

APPLICATIONS

- Clocking High Speed, High Resolution ADCs, DACs and Data Acquisition Systems
- Low Jitter Clock Generation and Distribution

FEATURES DESCRIPTION

The LTC[®]6950 is a low phase noise integer-N frequency synthesizer core with clock distribution. The LTC6950 delivers the low phase noise clock signals demanded in high frequency, high resolution data acquisition systems.

The frequency synthesizer contains a full low noise PLL core with a programmable reference divider (R) , a programmable feedback divider (N), a phase/frequency detector (PFD) and a low noise charge pump (CP). The clock distribution section of the LTC6950 delivers up to five outputs based on the VCO input. Each output is individually programmed to divide the VCO input frequency by any integerfrom 1 to 63 and to delay the output by 0 to 63 VCO clock cycles. Four of the outputs feature very low noise, low skew LVPECL logic signals capable of operation up to 1.4GHz. The fifth output is selectable as either an LVDS (800MHz) or CMOS (250MHz) logic type. This output is also programmed to produce an output signal based on either the VCO input or the reference divider output.

 LT , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and EZSync and ClockWizard are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 8,319,551 and 8,819,472.

TYPICAL APPLICATION

1

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

(Note 1)

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

junction temperature range, otherwise specifications are at T_A = 25°C (Note 2). V⁺ = V_{REF}⁺ = V_{VCO}⁺ = V_{P0}⁺ = V_{P2}⁺ = V_{P3}⁺ = 3.3V, **VCP+ = 5V unless otherwise specified. All voltages are with respect to ground.**

junction temperature range, otherwise specifications are at T_A = 25°C (Note 2). V⁺ = V_{REF}⁺ = V_{VCO}⁺ = V_{P0}⁺ = V_{P2}⁺ = V_{P3}⁺ = 3.3V, **VCP+ = 5V unless otherwise specified. All voltages are with respect to ground.**

junction temperature range, otherwise specifications are at T_A = 25°C (Note 2). V⁺ = V_{REF}⁺ = V_{VCO}⁺ = V_{P0}⁺ = V_{P2}⁺ = V_{P3}⁺ = 3.3V, **VCP+ = 5V unless otherwise specified. All voltages are with respect to ground.**

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC6950IUHH is guaranteed to meet specified performance limits over the full operating junction temperature range of –40°C to 105°C. Under maximum operating conditions, air flow or heat sinking may be required to maintain a junction temperature of 105°C or lower. It is strongly recommended that the Exposed Pad (pin 49) be soldered directly to the ground plane with an array of thermal vias as described in the Applications information section.

Note 3: For 0.9V \leq V_{CP} \leq (V_{CP}+ $-$ 0.9V).

Note 4: This parameter is the difference in the propagation delay over multiple parts for the same PECLx output at the same supply voltages, at the same temperature and in the same configuration.

Note 5: This parameter is the difference in the propagation delay over multiple parts for any two PECLx outputs at the same supply voltages, at the same temperature and in the same configuration.

Note 6: An LTC6950 configured with an individual block powered down will add the specified supply current delta when powered up. Similarly, the specified supply current delta will subtract from the total chip supply current when the block is powered down. Except when noted, the supply current comes from the 3.3V supplies (V⁺, V_{REF}⁺, V_{VCO}⁺, V_{P0}⁺, V_{P1}⁺, V_{P2}⁺, V_{P3} ⁺)

Note 7: Additive phase noise and jitter are the phase noise added by the LTC6950. It does not include noise from the external signal source.

Note 8: VCO is a Crystek CVCSO-914-1000 voltage controlled SAW oscillator

Note 9: $f_{VCO} = 1$ GHz, $f_{OFFSET} = 5$ MHz

Note 10: Measured inside the loop bandwidth with the loop locked.

Note 11: Reference frequency supplied by a Wenzel 501-04517D, $f_{RFF} = 100 MHz$.

Note 12: Output phase noise floor is calculated from normalized phase noise floor by $L_{M(OUT)} = -226 + 10\log_{10}(f_{\text{PFD}}) + 20\log_{10}(f_{\text{OUT}}/f_{\text{PFD}})$.

Note 13: Output 1/f phase noise is calculated from normalized 1/f phase noise by $L_{M(OUT-1/f)} = -274 + 20\log_{10}(f_{OUT}) - 10\log_{10}(f_{OFFSET}).$

Note 14: $I_{CP} = 11.2 \text{mA}$, $f_{PFD} = 5 \text{MHz}$, Loop BW = 13.6kHz, IBIASx = 1. **Note 15:** $I_{CP} = 11.2 \text{mA}$, $f_{PFD} = 100 \text{MHz}$, Loop BW = 12kHz, IBIASx = 1. **Note 16:** Measured using DC1795.

Note 17: Reference frequency is supplied by a Wenzel 501-04609A, $f_{REF} = 10MHz$.

Note 18: VCO is a Crystek CVSS-945-125.000 voltage controlled crystal oscillator. $I_{CP} = 11.2 \text{mA}$, $f_{PFD} = 5 \text{MHz}$, Loop BW = 250Hz, IBIASx = 1.

Note 19: I_{CP} = 11.2mA, f_{PFD} = 10MHz, Loop BW = 4kHz, IBIASx = 1. **Note 20:** VCO is a Crystek CVCO55CC-1220-1340 voltage controlled oscillator. Reference frequency is supplied by a Crystek CCHD-957- 25-49.152, $f_{\text{RFF}} = 49.152 \text{MHz}$. $I_{\text{CP}} = 11.2 \text{mA}$, $f_{\text{PFD}} = 49.152 \text{MHz}$, Loop $BW = 26kHz$, IBIAS $x = 1$.

Note 21: Reference frequency is supplied by a Wenzel 501-04605D, $f_{REF} = 5MHz$.

Note 22: The outputs are differentially terminated with a 100Ω resistor across PECLx⁺ and PECLx⁻ at the far-end. The internal DC bias is enabled by programming $IBIASx = 1$.

Note 23: PECLx⁺ and PECLx⁻ are each AC-coupled to a 50Ω termination resistor at the far end. DC bias for PECLx⁺ and PECLx⁻ is provided by a 150Ω resistor to ground on each output. Internal bias is disabled by programming $IBIASx = 0$.

Note 24: Default LTC6950 configuration, with the following changes: PDPLL = 1, PDREFAC = 1, PDVCOAC = 1, PD_DIV1 = 1, PD_DIV2 = 1, PD_OUT1 = 1, PD_OUT2 = 1, IBIAS0 = 1, IBIAS3 = 1

Note 25: PD_DIV4 = 1, PD_OUT4 = 1

Note 26: RDIVOUT = 0, LVCMS = 1

Note 27: RDIVOUT = 0, CMSINV = 1

Note 28: Do not apply a voltage or current source to these output pins. They must only be connected to input buffers and any associated levelshift or termination circuitry as described in the Applications Information section.

V^+ = V_{REF}^+ = V_{VCO}^+ = V_{P0}^+ = V_{P1}^+ = V_{P2}^+ = V_{P3}^+ = 3.3V, TYPICAL PERFORMANCE CHARACTERISTICS

VCP⁺ = 5V and TA = 25°C unless otherwise specified. All voltages are with respect to ground.

PECLx Additive Phase Noise vs Amplitude (IBIASx = 1)

LVDS Additive Phase Noise with 622.08MHz Input

CMOS Additive Phase Noise with 245.76MHz Input (CMSINV = 1)

V^+ = V_{REF} ⁺ = V_{VC0} ⁺ = V_{P0} ⁺ = V_{P1} ⁺ = V_{P2} ⁺ = V_{P3} ⁺ = 3.3V, TYPICAL PERFORMANCE CHARACTERISTICS

VCP+ = 5V and TA = 25°C unless otherwise specified. All voltages are with respect to ground.

PECLx Spurious Response fVCSO = 1GHz, fPFD = 10MHz

PECLx Closed-Loop Phase Noise 5MHz vs 100MHz Sine Wave Reference Input

PECLx Closed-Loop Phase Noise

PECLx Closed-Loop Phase Noise 10MHz vs 100MHz Sine Wave Reference Input

6950 G12

PECLx Closed-Loop Phase Noise VCXO Input at 125MHz

PECLx Spurious Response fVCXO = 125MHz, fPFD = 5MHz

Normalized In-Band Phase Noise Floor vs Charge Pump Current

V^+ = V_{REF}^+ = V_{VCO}^+ = V_{P0}^+ = V_{P1}^+ = V_{P2}^+ = V_{P3}^+ = 3.3V, TYPICAL PERFORMANCE CHARACTERISTICS

VCP⁺ = 5V and TA = 25°C unless otherwise specified. All voltages are with respect to ground.

PECLx Differential Output Swing vs Frequency (IBIASx = 1)

PECLx Differential Output at 600MHz (IBIASx = 0)

PECLx Differential Output Swing vs Frequency (IBIASx = 0)

LVDS Output at 800MHz LVDS Output at 250MHz LVDS Output Swing vs Frequency 0.8 0.6 DIFFERENTIAL OUTPUT (V) DIFFERENTIAL OUTPUT (V) 0.4 0.2 Ω –0.2 -0.4 –0.6 –0.8 400ps/DIV 6950 G23

V^+ = V_{REF} ⁺ = V_{VC0} ⁺ = V_{P0} ⁺ = V_{P1} ⁺ = V_{P2} ⁺ = V_{P3} ⁺ = 3.3V, TYPICAL PERFORMANCE CHARACTERISTICS

VCP+ = 5V and TA = 25°C unless otherwise specified. All voltages are with respect to ground.

CMOS Single-Ended Output Swing vs Frequency (CMSINV = 1)

Supply Current vs Frequency PECL0 and PECL3 On

Supply Current vs Frequency PECL0, PECL3 and LVDS On

Supply Current vs Frequency PECL0, PECL3 and CMOS On

V^+ = V_{REF}^+ = V_{VCO}^+ = V_{P0}^+ = V_{P1}^+ = V_{P2}^+ = V_{P3}^+ = 3.3V, TYPICAL PERFORMANCE CHARACTERISTICS

VCP⁺ = 5V and TA = 25°C unless otherwise specified. All voltages are with respect to ground.

17

PIN FUNCTIONS

VP3⁺ , VP2+ , VP1+ , VP0+ (Pins 1, 4, 5, 8, 9, 12, 13, 16): PECLx Output Supply Voltages. The supply range is from 3.15V to 3.45V. This supply should be kept free of noise and ripple. The use of a low impedance power plane is recommended. All V_{Px}^+ pins must be connected to the same supply voltage as the $V⁺$ pins. Each pin, or in some cases pin pairs, must be separately bypassed directly to GND with a 0.01µF ceramic capacitor as close to the pin as possible. Refer to the Applications Information section for more details on supply connections and bypassing.

PECL3– , PECL3⁺ (Pins 2, 3): LVPECL Logic Compatible Output Pins. Differential logic outputs typically terminated by 50 Ω connected to a supply 2V below the V $p_3{}^+$ supply. Refer to the Operation and the Applications Information sections for more details.

PECL2– , PECL2⁺ (Pins 6, 7): LVPECL Logic Compatible Output Pins. Differential logic outputs typically terminated by 50 Ω connected to a supply 2V below the V_{P2}+ supply. Refer to the Operation and the Applications Information sections for more details.

PECL1– , PECL1⁺ (Pins 10, 11): LVPECL Logic Compatible Output Pins. Differential logic outputs typically terminated by 50 Ω connected to a supply 2V below the V_{P1}+ supply. Refer to the Operation and the Applications Information sections for more details.

PECL0– , PECL0⁺ (Pins 14, 15): LVPECL Logic Compatible Output Pins. Differential logic outputs typically terminated by 50 Ω connected to a supply 2V below the V p_0^+ supply. Refer to the Operation and the Applications Information sections for more details.

GND (Pins 17, 31, 38, 41, 48): Ground Connections. Should be tied directly to the die attach paddle (DAP) and to a low impedance ground plane for best performance. Refer to the Applications Information section for more details on grounding for signal integrity and thermal considerations.

V + (Pins 18, 19, 20, 25, 32, 37, 42, 47): Positive Supply Voltage. The supply range is from 3.15V to 3.45V. This supply should be kept free of noise and ripple. The use of a low impedance power plane is recommended. All V + pins must be connected to the same supply voltage. Each pin, or in some cases pin pairs, must be separately bypassed directly to GND with a 0.01µF ceramic capacitor as close to the pin as possible. Refer to the Applications Information section for more details on supply connections and bypassing.

LV/CM– , LV/CM⁺ (Pins 21, 22): LVDS/CMOS Logic Output Pins. These outputs may be programmed as either LVDS or CMOS logic outputs using the serial port. Refer to the Operation and the Applications Information sections for more details.

CS (Pin 23): Serial Port Chip Select Input. This active low CMOS logic input initiates a serial port transaction when brought to a logic low. It finalizes the serial port transaction when brought to a logic high after 16 serial port clock cycles. Refer to the Operation section for more details.

SDO (Pin 24): Serial Port Data Output. Data read from the serial port is presented on this CMOS three-state logic pin. Optionally attach a resistor of >200k to GND to prevent a floating output. Refer to the Operation section for more details.

SCLK (Pin 26): Serial Port Clock Input. This positive edge triggered CMOS logic input signal clocks serial port data in on rising edges. Refer to the Operation section for more details.

SDI (Pin 27): Serial Port Data Input. Data written into the serial port is presented on this CMOS logic pin. Refer to the Operation section for more details.

STAT2, STAT1 (Pins 28, 29): Status Output Pins. These CMOS outputs are configured through the serial port to provide direct status of critical signals that are monitored on-chip. Examplesinclude the lock indicatorandREF signal present. Refer to the Operation section for more details.

PIN FUNCTIONS

SYNC (Pin 30): Synchronization Input Pin. A rising edge on this CMOS logic input initiates an output clock synchronization sequence. Precision output synchronization of one or more parts is handled on chip, so the timing of this signal is not critical. Refer to the Operation and the Applications Information sections for more details.

V_{VCO}⁺ (Pins 33, 36): VCO Input Supply Voltage. The supply range is from 3.15V to 3.45V. This supply should be kept free of noise and ripple. The use of a low impedance power plane is recommended. Both $\rm V_{VCO}{}^+$ pins must be connected to the same supply voltage as the V⁺ pins. Each pin must be separately bypassed directly to GND with a 0.01µF ceramic capacitor as close to the pin as possible. Refer to the Applications Information section for more details on supply connections and bypassing.

VCO⁺ , VCO– (Pins 34, 35): VCO Input Pins. The VCO signal can be either differential or single-ended. It can be a sine wave, LVPECL logic or LVDS logic. Refer to the Operation and the Applications Information sections for more details on the correct use of the VCO inputs.

VCP+ (Pin 39): Charge Pump Supply Voltage. This supply should be kept free of noise and ripple. This pin can go above the V⁺ supply up to 5.25V maximum supply. It must be bypassed directly to GND with a 0.1µF ceramic capacitor as close to the pin as possible. Refer to the Applications Information section for more details on the charge pump supply bypassing.

CP (Pin 40): Charge Pump Output Pin. This pin typically connects directly to the VCO tune input to close the PLL loop. Shunt capacitive and resistive elements are necessary to set the loop bandwidth and compensation. Refer to the Operation and the Applications Information sections for more details.

VREF⁺ (Pins 43, 46): REF Input Supply Voltage. The supply range is from 3.15V to 3.45V. This supply should be kept free of noise and ripple. The use of a low impedance power plane is recommended. Both $V_{REF}{}^+$ pins must be connected to the same supply voltage as the V⁺ pins. Each pin must be separately bypassed directly to GND with a 0.01µF ceramic capacitor as close to the pin as possible. Refer to the Applications Information section for more details on supply connections and bypassing.

REF– , REF⁺ (Pins 44, 45): Reference Input Pins. The reference input signal can be either differential or singleended. It can be a sine wave, LVPECL logic, LVDS logic or CMOS logic. Refer to the Operation and the Applications Information sections for more details on the correct use of the reference inputs.

GND (Exposed Pad Pin 49): Ground Connection. The package exposed pad must be soldered directly to the PCB land. The PCB land pattern should have multiple thermal vias to the ground plane for both low ground inductance and also low thermal resistance. Refer to the Applications Information section for more details on grounding for signal integrity and thermal considerations.

6950

BLOCK DIAGRAM

TIMING DIAGRAMS

Output Propagation Delays and Skews, Mx[5:0] = 1

OPERATION

LTC6950 INTRODUCTION

The LTC6950 is a low phase noise integer-N frequency synthesizer core with clock distribution. The LTC6950 delivers the low phase noise and low jitter clock signals demanded in high frequency, high resolution data acquisition systems. As shown in Figure 1, the LTC6950 consists of three distinct circuit sections: phase-locked loop (PLL) core, clock distribution and digital control.

The PLL section of the LTC6950 contains a low noise integer-N PLL core with a programmable reference divider (R), a programmable feedback divider (N), a phase/ frequency detector (PFD) and a low noise charge pump (CP). The charge pump's low noise and well balanced design delivers the LTC6950's-226dBc/Hz normalized PLL in-band phase noise floor. To form a complete frequency synthesizer, both an external reference oscillator and a voltage controlled oscillator (VCO) are required.

OPERATION

The clock distribution section of the LTC6950 receives a VCO input signal with a maximum frequency of 1.4GHz and delivers five output signals based on the VCO input. Each output is individually programmed to divide the VCO input frequency by any integer from 1 to 63 and to delay the output by 0 to 63 VCO clock cycles. For a VCO input with a 50% duty cycle, the output duty cycle will always be 50% regardless of the divide number. Four outputs feature very low noise, low skew LVPECL logic signals capable of operation up to 1.4GHz. The fifth output is selectable as either an LVDS (800MHz) or a CMOS (250MHz) logic type. This fifth output is also programmed to produce an output signal based on either the VCO input or the reference divider output.

The digital control section contains a full SPI-compatible serial control bus along with two device status bits and the clock synchronization (SYNC) function. All device settings and operating modes are controlled through the SPI bus. The status output pins (STAT1 and STAT2) indicate the status of the part's input signals, the PLL lock state, the charge pump clamp condition or a logical combination of any of these signals. This is useful as an alert flag or to drive an LED for a visible PLL lock indicator.

To minimize power consumption, most sections of the LTC6950 can be powered down when not in use. As shown in Figure 2, the LTC6950 can be used as a full PLL synthesizer with clock distribution. Any unused outputs from the clock distribution section may be powered down. Alternatively, Figure 3 shows that the LTC6950 can also be used in a clock distribution application with the PLL section powered down.

Figure 4 highlights two LTC6950 parts cascaded as CON-TROLLER and FOLLOWER devices. This example shows a single FOLLOWER device, but each output from the CONTROLLER device can control separate FOLLOWER devices for support of up to five FOLLOWER devices. The LTC6950's EZSync multichip synchronization feature assures consistent edge alignment of all outputs from all devices. See the EZSync Clock Output Synchronization section for more details on EZSync operation.

Figure 1. The LTC6950 Highlighting the Three Main Circuit Blocks

OPERATION

Figure 2. The LTC6950 Connected in PLL plus Clock Distribution Mode (Single-Ended, 50Ω Output Reference Oscillator and VCO Shown as an Example)

LTC6950

OPERATION

Figure 4. The LTC6950 in PLL plus Clock Distribution Mode (CONTROLLER) Clocking Another LTC6950 in Clock Distribution Only Mode (FOLLOWER). For Best Performance Use One of the PECLx Outputs from the CONTROLLER LTC6950 (with its IBIASx Enabled) to Clock the FOLLOWER LTC6950 with its PLL Section Powered Down. (Single-Ended, 50Ω Output Reference Oscillator and VCO Shown as an Example)

OPERATION

PHASE-LOCKED LOOP

The LTC6950 contains a high performance phase-locked loop (PLL), including low noise reference and VCO input buffers and dividers, phase/frequency detector (PFD), charge pump and lock indicator. The following section describes the function of these different blocks.

REFERENCE INPUT BUFFER

The LTC6950's reference input buffer provides a flexible interface to either differential or single-ended frequency sources. The frequency range for the reference input is from 2MHz to 250MHz. A differential LVPECL reference source may be applied directly to the REF $[±]$ pins with a</sup> 100Ω differential far-end termination. A single-ended reference frequency source may also be used, as long as its peak-to-peak output swing is less than 1.5V to avoid turning on the input protection diodes (see Figure 5).

Figure 5. Simplified Reference Input Schematic

Because the signal applied to the REF[±] inputs provides the frequency reference for the PLL, it is important that this frequency source have low phase noise and a slew rate of at least 100V/µs. For applications where using a reference source with an output slew rate at least 100V/µs is not possible, better phase noise performance will be achieved by enabling the internal broadband noise filtering circuit within the reference input buffer. This is accomplished by asserting the configuration bit FILTR in serial port register h0B. Note that setting $FILTR = 1$ when the slew rate of the reference frequency source is greater than 100V/µs will degrade the overall PLL phase noise performance. See the Applications Information section for more information on REF input signal requirements and interfacing.

REFERENCE INPUT SIGNAL PRESENT

A reference input signal present circuit is also connected to the REF[±] pins of the LTC6950. The signal present circuit detects when either a single-ended or differential AC-frequency is applied to the REF[±] pins, and asserts the status flag NO REF, found in register h00, when no signal is found. For a reference frequency between 2MHz and 250MHz, NO_REF will go high when the differential input applied at REF^{\pm} is less than 100mV_{P-P}. For an applied differential signal greater than 350mV_{P-P} , the NO REF flag will remain low.

REFERENCE (R) DIVIDER

A 10-bit reference divider (R) is used to reduce the frequency seen at the PFD. Its divide ratio may be set to any integer from 1 to 1023, inclusive, by directly programming the R[9:0] bits found in registers h07 and h08. The programmed value of R[9:0] will automatically be read when the R divider reaches its terminal count, but this could theoretically take 1023 cycles of the reference input.

For applications where this delay is too long, it may be useful to force a load of the programmed divide ratio by asserting the configuration bit RESET_R in serial port register h07. Because the R divider does not transition while RESET $R = 1$, it must then be programmed back to 0 before the R divider will resume dividing. See the Applications Information section for the relationship between R and the f_{RFF}, f_{PFD} and f_{VCO} frequencies.

VCO INPUT BUFFER

The LTC6950's VCO input buffer provides a flexible interface toeitherdifferentialorsingle-endedfrequencysources. The maximum VCO input frequency is 1.4GHz. A differential VCO/VCXO/VCSO may be applied directly to the VCO⁺ pins with a 100Ω differential far-end termination. Alternatively, a single-ended input may also be used, as long as its signal swing is less than $1.5V_{P-P}$ to avoid turning on the input protection diodes (see Figure 6).

6950f It is also important that the VCO⁺ inputs be low noise and have a slew rate of at least 100V/µs, although better performance will be achieved with a higher slew rate. For applications where using a VCO/VCXO/VCSO with an

