## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## LV8712T

Bi-CMOS LSI

## PWM Constant-Current Control Stepping Motor Driver

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com

## Overview

The LV8712T is a stepping motor driver of the micro-step drive corresponding to supports 2W 1-2 phase excitation. It is the best for the drive of the stepping motor for a scanner and a small printer.

## Features

- Single-channel PWM constant-current control stepping motor driver incorporated.
- Excitation mode can be set to 2-phase, 1-2 phase, W1-2 phase, or 2W1-2 phase
- Microstep can control easily by the CLK-IN input.
- Power-supply voltage of motor $:$ VM max $=18 \mathrm{~V}$
- Output current
: $\mathrm{IO} \max =0.8 \mathrm{~A}$
- Output ON resistance $\quad: \mathrm{R}_{\mathrm{ON}}=1.1 \Omega$ (upper and lower total, typical, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )
- A thermal shutdown circuit and a low voltage detecting circuit are built into.


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Motor supply voltage | VM max |  | 18 | V |
| Logic supply voltage | $V_{\text {CC }}$ max |  | 6 | V |
| Output peak current | Io peak | Each $1 \mathrm{ch}, \mathrm{tw} \leq 10 \mathrm{~ms}$, duty $20 \%$ | 1.0 | A |
| Output continuousness current | $\mathrm{I}_{0}$ max | Each 1ch | 800 | mA |
| Logic input voltage | $V_{\text {IN }}$ |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Allowable power dissipation | Pd max | * | 1.35 | W |
| Operating temperature | Topr |  | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified circuit board : $57.0 \mathrm{~mm} \times 57.0 \mathrm{~mm} \times 1.7 \mathrm{~mm}$, glass epoxy 2-layer board.


## Allowable Operating Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | 4 Unit |
| :--- | :--- | :--- | :---: | :---: |
| Motor supply voltage range | VM |  | V |  |
| Logic supply voltage range | $\mathrm{V}_{\mathrm{CC}}$ |  | 2.7 to 5.5 | V |
| Logic input voltage | $\mathrm{V}_{\text {IN }}$ |  | -0.3 tp $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| VREF input voltage range | VREF |  | 0 to $\mathrm{V}_{\mathrm{CC}}-1.8$ | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VM}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{VVREF}=1.0 \mathrm{~V}$

| Parameter |  | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | typ | max |  |
| Standby mode current drain |  |  | IMstn | $P S=$ "L", no load |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | ${ }^{\text {I CCstn }}$ | $P S=$ "L", no load |  |  | 1 | $\mu \mathrm{A}$ |
| Current drain |  | IM | PS = "H", no load | 0.3 | 0.5 | 0.7 | mA |
|  |  | ${ }^{\text {ICC }}$ | PS = "H", no load | 0.9 | 1.3 | 1.7 | mA |
| Thermal shutdown temperature |  | TSD | Design guarantee |  | 180 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width |  | $\Delta T S D$ | Design guarantee |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ low voltage cutting voltage |  | VthV CC |  | 2.1 | 2.4 | 2.7 | V |
| Low voltage hysteresis voltage |  | VthHIS |  | 100 | 130 | 160 | mV |
| REG5 output voltage |  | Vreg5 | $\mathrm{l} \mathrm{O}=-1 \mathrm{~mA}$ | 4.5 | 5 | 5.5 | V |
| Output on resistance |  | RonU | $\mathrm{I} \mathrm{O}=-800 \mathrm{~mA}$, Source-side on resistance |  | 0.78 | 1.0 | $\Omega$ |
|  |  | RonD | $\mathrm{I}^{\mathrm{O}}=800 \mathrm{~mA}$, Sink-side on resistance |  | 0.32 | 0.43 | $\Omega$ |
| Output leakage current |  | Ioleak | $\mathrm{V}_{\mathrm{O}}=15 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Diode forward voltage |  | VD | $\mathrm{ID}=-800 \mathrm{~mA}$ |  | 1.0 | 1.2 | V |
| Logic pin input current |  | ${ }_{\text {I }} \mathrm{INL}^{\text {L }}$ | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | 4 | 8 | 12 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{l}_{\text {IN }} \mathrm{H}$ | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | 22 | 33 | 45 | $\mu \mathrm{A}$ |
| Logic high-level input voltage |  | $\mathrm{V}_{1 \mathrm{~N} \mathrm{H}}$ |  | 2.0 |  |  | V |
| Logic low-level input voltage |  | $\mathrm{V}_{\text {IN }} \mathrm{L}$ |  |  |  | 0.8 | V |
| VREF input current |  | IREF | $\mathrm{VREF}=1.0 \mathrm{~V}$ | -0.5 |  |  | $\mu \mathrm{A}$ |
| Current setting comparator threshold voltage (current step switching) | 2W1-2-phase drive | Vtdac0_2W | Step 0 (When initialized : channel 1 comparator level) | 0.191 | 0.2 | 0.209 | V |
|  |  | Vtdac1_2W | Step 1 (Initial state+1) | 0.187 | 0.196 | 0.205 | V |
|  |  | Vtdac2_2W | Step 2 (Initial state+2) | 0.175 | 0.184 | 0.193 | V |
|  |  | Vtdac3_2W | Step 3 (Initial state+3) | 0.158 | 0.166 | 0.174 | V |
|  |  | Vtdac4_2W | Step 4 (Initial state+4) | 0.132 | 0.140 | 0.148 | V |
|  |  | Vtdac5_2W | Step 5 (Initial state+5) | 0.102 | 0.110 | 0.118 | V |
|  |  | Vtdac6_2W | Step 6 (Initial state+6) | 0.068 | 0.076 | 0.084 | V |
|  |  | Vtdac7_2W | Step 7 (Initial state+7) | 0.032 | 0.040 | 0.048 | V |
|  | W1-2-phase drive | Vtdac0_W | Step 0 (When initialized : channel 1 comparator level) | 0.191 | 0.200 | 0.209 | V |
|  |  | Vtdac2_W | Step 2 (Initial state+1) | 0.175 | 0.184 | 0.193 | V |
|  |  | Vtdac4_W | Step 4 (Initial state+2) | 0.132 | 0.140 | 0.148 | V |
|  |  | Vtdac6_W | Step 6 (Initial state+3) | 0.068 | 0.076 | 0.084 | V |
|  | 1-2 phase drive | Vtdac0_H | Step 0 (When initialized : channel 1 comparator level) | 0.191 | 0.200 | 0.209 | V |
|  |  | Vtdac4_H | Step 4 (Initial state+1) | 0.132 | 0.140 | 0.148 | V |
|  | 2 phase drive | Vtdac4_F | Step 4' (When initialized : channel 1 comparator level) | 0.191 | 0.200 | 0.209 | V |
| Current setting comparator threshold voltage (current attenuation rate switching) |  | Vtatt00 | ATT1 $=\mathrm{L}, \mathrm{ATT} 2=\mathrm{L}$ | 0.191 | 0.200 | 0.209 | V |
|  |  | Vtatt01 | ATT1 $=\mathrm{H}, \mathrm{ATT} 2=\mathrm{L}$ | 0.152 | 0.160 | 0.168 | V |
|  |  | Vtatt10 | ATT1 $=\mathrm{L}, \mathrm{ATT} 2=\mathrm{H}$ | 0.112 | 0.120 | 0.128 | V |
|  |  | Vtatt11 | ATT1 $=\mathrm{H}$, ATT2 $=\mathrm{H}$ | 0.072 | 0.080 | 0.088 | V |
| Chopping frequency |  | Fchop | Cchop $=220 \mathrm{pF}$ | 36 | 45 | 54 | kHz |
| CHOP pin threshold voltage |  | $\mathrm{V}_{\mathrm{CHOP}} \mathrm{H}$ |  | 0.6 | 0.7 | 0.8 | V |
|  |  | $\mathrm{V}_{\text {CHOPL }}$ |  | 0.17 | 0.2 | 0.23 | V |
| CHOP pin charge/discharge current |  | Ichop |  | 7 | 10 | 13 | $\mu \mathrm{A}$ |
| MONI pin saturation voltage |  | Vsatmon | Imoni $=1 \mathrm{~mA}$ |  | 250 | 400 | mV |

## Package Dimensions

unit : mm (typ)
3260A


## Pin Assignment




Pin Functions

| Pin No. | Pin Name | Pin Functtion | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \\ 2 \\ 7 \\ 8 \\ 9 \\ 13 \\ 14 \\ 24 \end{gathered}$ | RST <br> OE <br> STEP <br> ATT1 <br> ATT2 <br> MD2 <br> MD1 <br> FR | Excitation reset signal input pin. <br> Output enable signal input pin. <br> STEP signal input pin. <br> Motor holding current switching pin. <br> Motor holding current switching pin. <br> Excitation mode switching pin 2. <br> Excitation mode switching pin 1. <br> CW / CCW switching signal input pin. |  |
| 4 | PS | Power save signal input pin. |  |
| $\begin{aligned} & 16 \\ & 17 \\ & 18 \\ & 20 \\ & 21 \\ & 23 \end{aligned}$ | OUT2B <br> RNF2 <br> OUT2A <br> OUT1B <br> RNF1 <br> OUT1A | Channel 2 OUTB output pin. <br> Channel 2 current-sense resistor connection pin. <br> Channel 2 OUTA output pin. <br> Channel 1 OUTB output pin. <br> Channel 1 current-sense resistor connection pin. <br> Channel 1 OUTA output pin.Power |  |
| 6 | VREF | Constant current control reference voltage input pin. |  |

Continued on next page.

Continued from preceding page.

| Pin No. | Pin Name | Pin Functtion | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| 3 | REG5 | Internal power supply capacitor connection pin. |  |
| 5 | MONI | Position detection monitor pin. |  |
| 10 | CHOP | Chopping frequency setting capacitor connection pin. |  |

## Description of operation

## Stepping motor control

(1) Power save function

This IC is switched between standby and operating mode by setting the PS pin. In standby mode, the IC is set to power-save mode and all logic is reset. In addition, the internal regulator circuit do not operate in standby mode.

| PS | Mode | Internal regulator |
| :---: | :---: | :---: |
| Low or Open | Standby mode | Standby |
| High | Operating mode | Operating |

(2) The order of turning on recommended power supply

The order of turning on each power supply recommends the following.
VCC power supply order $\rightarrow$ VM power supply order $\rightarrow$ PS pin $=$ High
It becomes the above-mentioned opposite for power supply OFF.
However, the above-mentioned is a recommendation, the overcurrent is not caused by not having defended this, and IC is destroyed.
(3) STEP pin function

| Input |  | Operating mode |
| :---: | :---: | :---: |
| PS | STP |  |
| Low | ${ }^{*}$ | Standby mode |
| High | Excitation step proceeds |  |
| High |  |  |

(4) Excitation mode setting function(initial position)

| MD1 | MD2 | Excitation mode | Initial position |  |
| :---: | :---: | :--- | :---: | :---: |
|  |  |  | Channel 1 | Channel 2 |
| Low | Low | 2 phase excitation | $100 \%$ | $-100 \%$ |
| High | Low | $1-2$ phase excitation | $100 \%$ | $0 \%$ |
| Low | High | W1-2 phase excitation | $100 \%$ | $0 \%$ |
| High | High | 2W1-2 phase excitation | $100 \%$ | $0 \%$ |

This is the initial position of each excitation mode in the initial state after power-on and when the counter is reset.
(5) Position detection monitoring function

The MONI position detection monitoring pin is of an open drian type.
When the excitation position is in the initial position, the MONI output is placed in the ON state.
(Refer to "(12) Examples of current waveforms in each of the excitation modes.")
(6) Reset function

| RST | Operating mode |
| :---: | :---: |
| High | Normal operation |
| Low | Reset state |



When the RST pin is set to Low, the excitation position of the output is forcibly set to the initial position, and the MONI output is placed in the ON state. When RST is then set to High, the excitation position is advanced by the next STEP input.
(7) Output enable function

| OE | Operating mode |
| :---: | :---: |
| Low | Output ON |
| High | Output OFF |



When the OE pin is set High, the output is forced OFF and goes to high impedance.
However, the internal logic circuits are operating, so the excitation position proceeds when the STEP signal is input.
Therefore, when OE is returned to Low, the output level conforms to the excitation position proceeded by the STEP input.
(8) Forward/reverse switching function

| FR | Operating mode |
| :---: | :---: |
| Low | Clockwise (CW) |
| High | Counter-clockwise (CCW) |



The internal D/A converter proceeds by one bit at the rising edge of the input STEP pulse. In addition, CW and CCW mode are switched by setting the FR pin.
In CW mode, the channel 2 current phase is delayed by $90^{\circ}$ relative to the channel 1 current. In CCW mode, the channel 2 current phase is advanced by $90^{\circ}$ relative to the channel 1 current.

## (9) Setting constant-current control

The setting of STM driver's constant current control is decided the VREF voltage from the resistance connected between RNF and GND by the following expression.

$$
\text { IOUT }=(\mathrm{VREF} / 5) / \mathrm{RNF} \text { resistance }
$$

* The above setting is the output current at $100 \%$ of each excitation mode.

The voltage input to the VREF pin can be switched to four-step settings depending on the statuses of the two inputs, ATT1 and ATT2. This is effective for reducing power consumption when motor holding current is supplied.

Attenuation function for VREF input voltage

| ATT1 | ATT2 | Current setting reference voltage attenuation ratio |
| :---: | :---: | :---: |
| Low | Low | $100 \%$ |
| High | Low | $80 \%$ |
| Low | High | $60 \%$ |
| High | High | $40 \%$ |

The formula used to calculate the output current when using the function for attenuating the VREF input voltage is given below.

$$
\text { IOUT }=(\mathrm{VREF} / 5) \times(\text { attenuation ratio }) / \mathrm{RNF} \text { resistance }
$$

Example : At VREF of 1.0 V , a reference voltage setting of $100 \%[(A T T 1, A T T 2)=(L, L)]$ and an RNF resistance of $0.5 \Omega$, the output current is set as shown below.

$$
\mathrm{IOUT}=1.0 \mathrm{~V} / 5 \times 100 \% / 0.5 \Omega=400 \mathrm{~mA}
$$

If, in this state, (ATT1, ATT2) is set to $(\mathrm{H}, \mathrm{H})$, IOUT will be as follows :
$\mathrm{IOUT}=400 \mathrm{~mA} \times 40 \%=160 \mathrm{~mA}$
In this way, the output current is attenuated when the motor holding current is supplied so that power can be conserved.
(10) Chopping frequency setting

For constant-current control, this IC performs chopping operations at the frequency determined by the capacitor
(Cchop) connected between the CHOP pin and GND.
The chopping frequency is set as shown below by the capacitor (Cchop) connected between the CHOP pin and GND.

$$
\text { Tchop } \approx \mathrm{C} \times \mathrm{V} \times 2 / \mathrm{I}(\mathrm{~s})
$$

V : Width of suresshu voltage, typ 0.5 V
I : Charge/discharge current, typ $10 \mu \mathrm{~A}$
For instance, when Cchop is 200 pF , the chopping frequency will be as follows :

$$
\text { Fchop } \approx 1 / \text { Tchop }(\mathrm{Hz})
$$

(11) Output current vector locus (one step is normalized to 90 degrees)


Setting current ration in each excitation mode

| STEP | 2W1-2 phase (\%) |  | W1-2 phase (\%) |  | 1-2 phase (\%) |  | 2-phase (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Channel 1 | Channel 2 | Channel 1 | Channel 2 | Channel 1 | Channel 2 | Channel 1 | Channel 2 |
| $\theta 0$ | 100 | 0 | 100 | 0 | 100 | 0 |  |  |
| $\theta 1$ | 98 | 20 |  |  |  |  |  |  |
| $\theta 2$ | 92 | 38 | 92 | 38 |  |  |  |  |
| $\theta 3$ | 83 | 55 |  |  |  |  |  |  |
| $\theta 4$ | 70 | 70 | 70 | 70 | 70 | 70 | 100 | 100 |
| $\theta 5$ | 55 | 83 |  |  |  |  |  |  |
| $\theta 6$ | 38 | 92 | 38 | 92 |  |  |  |  |
| $\theta 7$ | 20 | 98 |  |  |  |  |  |  |
| $\theta 8$ | 0 | 100 | 0 | 100 | 0 | 100 |  |  |

(12) Typical current waveform in each excitation mode

2-phase excitation (CW mode)


1-2 phase excitation (CW mode)

STEP

MONI

11


W1-2 phase excitation (CW mode)


2W1-2 phase excitation (CW mode)

## STEP


(13) Current control timing chart(Chopping operation)
(Sine wave increasing direction)

(Sine wave decreasing direction)


In each current mode, the operation sequence is as described below :

- At rise of chopping frequency, the CHARGE mode begins. (The Blanking section in which the CHARGE mode is forced regardless of the magnitude of the coil current (ICOIL) and set current (IREF) exists for $1 \mu \mathrm{~s}$.)
- The coil current (ICOIL) and set current (IREF) are compared in this blanking time.

When (ICOIL < IREF) state exists ;
The CHARGE mode up to ICOIL $\geq$ IREF, then followed by changeover to the SLOW DECAY mode, and finally by the FAST DECAY mode for approximately $1 \mu \mathrm{~s}$.
When (ICOIL < IREF) state does not exist ;
The FAST DECAY mode begins. The coil current is attenuated in the FAST DECAY mode till one cycle of chopping is over.
Above operations are repeated. Normally, the SLOW (+FAST) DECAY mode continues in the sine wave increasing direction, then entering the FAST DECAY mode till the current is attenuated to the set level and followed by the SLOW DECAY mode.

## Application Circuit Example



The formulae for setting the constants in the examples of the application circuits above are as follows :
Constant current ( $100 \%$ ) setting
When VREF $=1.0 \mathrm{~V}$

$$
\begin{aligned}
\mathrm{IOUT} & =\mathrm{VREF} / 5 / \mathrm{RNF} \text { resistance } \\
& =1.0 \mathrm{~V} / 5 / 0.51 \Omega=0.392 \mathrm{~A}
\end{aligned}
$$

Chopping frequency setting
Fchop $=$ Ichop $/($ Cchop $\times$ Vtchop $\times 2)$
$=10 \mu \mathrm{~A} /(220 \mathrm{pF} \times 0.5 \mathrm{~V} \times 2)=45 \mathrm{kHz}$

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

