# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 2.5V / 3.3V 2:1:10 Differential ECL/PECL/HSTL Clock Driver

#### Description

The MC100LVEP111 is a low skew 2:1:10 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The PECL input signals can be either differential or single–ended (if the  $V_{BB}$  output is used). HSTL inputs can be used when the LVEP111 is operating under PECL conditions.

The LVEP111 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure tightest skew, both sides of differential outputs identically terminate into 50  $\Omega$  even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The MC100LVEP111, as with most other ECL devices, can be operated from a positive V<sub>CC</sub> supply in PECL mode. This allows the LVEP111 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. Single–ended CLK input operation is limited to a V<sub>CC</sub>  $\geq$  3.0 V in PECL mode, or V<sub>EE</sub>  $\leq$  -3.0 V in NECL mode when using VBB (See Figure 11). Full operating range is available when using an external voltage reference (See Figure 10). Designers can take advantage of the LVEP111's performance to distribute low skew clocks across the backplane or the board.


#### Features

- 85 ps Typical Device-to-Device Skew
- 20 ps Typical Output-to-Output Skew
- Jitter Less than 1 ps RMS
- Additive RMS Phase Jitter: 60 fs @ 156.25 MHz, Typ.
- Maximum Frequency > 3 GHz Typical
- V<sub>BB</sub> Output
- 430 ps Typical Propagation Delay
- The 100 Series Contains Temperature Compensation
- PECL and HSTL Mode Operating Range:  $V_{CC} = 2.375$  V to 3.8 V with  $V_{EE} = 0$  V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -2.375 V to -3.8 V
- Open Input Default State
- LVDS Input Compatible
- Fully Compatible with MC100EP111
- These are Pb–Free Devices



## **ON Semiconductor®**

www.onsemi.com




\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

1



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

### Figure 1. LQFP-32 Pinout (Top View)

#### Table 1. PIN DESCRIPTION

	PIN	FUNCTION
	CLK0*, CLK0**	ECL/PECL/HSTL CLK Input
с	CLK1*, CLK1**	ECL/PECL/HSTL CLK Input
,	Q0:9, <u>Q0:9</u>	ECL/PECL Outputs
7	CLK_SEL*	ECL/PECL Active Clock Select Input
<b>,</b>	V <sub>BB</sub>	Reference Voltage Output
>	V <sub>CC</sub>	Positive Supply
3	V <sub>EE</sub>	Negative Supply
)	EP	The exposed pad (EP) on the package
9		bottom must be attached to a heat-sink-
C		ing conduit. The exposed pad may only
, O		be electrically connected to $V_{EE}.$

\* Pins will default LOW when left open.

\*\* Pins will default to 2/3V<sub>CC</sub> when left open.

#### Table 2. FUNCTION TABLE

CLK_SEL	Active Input
L	CLK0, <u>CLK0</u> CLK1, <u>CLK1</u>





Figure 2. QFN-32 Pinout (Top View)

## Table 3. ATTRIBUTES

Characterist	Value					
Internal Input Pulldown Resistor	75 kΩ					
Internal Input Pullup Resistor	37.5 kΩ					
ESD Protection	> 2 kV > 100 V > 2 kV					
Moisture Sensitivity (Note 1)		Pb Pkgs	Pb-Free Pkgs			
	LQFP QFN	Level 2 Level 1	Level 2 Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in				
Transistor Count		602 D	evices			
Meets or exceeds JEDEC Spec EIA	JESD78 IC Latchup Test					

1. For additional information, refer to Application Note AND8003/D.





### Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
$V_{EE}$	NECL Mode Power Supply	$V_{CC} = 0 V$		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$ \begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array} \end{array} $	6 6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	LQFP-32 LQFP-32	80 55	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	LQFP-32	12 to 17	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb–Free (QFN–32 Only)	< 3 sec @ 248°C < 3 sec @ 260°C		265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

		<b>−40°C</b>			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	60	90	120	60	90	120	60	90	120	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	505	730	900	505	730	900	505	730	900	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended) (Note 4)	1335		1620	1335		1620	1275		1620	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended) (Note 4)	505		875	505		875	505		875	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 5)	1.2		2.5	1.2		2.5	1.2		2.5	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μA

### Table 5. PECL DC CHARACTERISTICS V<sub>CC</sub> = 2.5 V; V<sub>FF</sub> = 0 V (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

2. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary + 0.125 V to -1.3 V.

All loading with 50 Ω to V<sub>EE</sub>.
 Do not use V<sub>BB</sub> at V<sub>CC</sub> < 3.0 V.</li>
 V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	60	90	120	60	90	120	60	90	120	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 7)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 7)	1305	1530	1700	1305	1530	1700	1305	1530	1700	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1305		1675	1305		1675	1305		1675	mV
$V_{BB}$	Output Reference Voltage (Note 8)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9)	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

6. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary + 0.925 V to -0.5 V. 7. All loading with 50  $\Omega$  to V<sub>CC</sub> -2.0 V. 8. Single ended input operation is limited V<sub>CC</sub>  $\ge 3.0$  V in PECL mode. 9. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential instances. input signal.

Table 7. NECL DC CHARACTERISTICS $V_{CC} = 0$ V, $V_{EE} = -2.375$ V to $-3.8$ V (Note 10)
--

			–40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	60	90	120	60	90	120	60	90	120	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 11)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 11)	-1995	-1770	-1600	-1995	-1770	-1600	-1995	-1770	-1600	mV

## Table 7. NECL DC CHARACTERISTICS V<sub>CC</sub> = 0 V, V<sub>EE</sub> = -2.375 V to -3.8 V (Note 10)

			–40°C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1995		-1625	-1995		-1625	-1995		-1625	mV
$V_{BB}$	Output Reference Voltage (Note 12)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13)	V <sub>EE</sub> + 1.2		0.0	V <sub>EE</sub> ·	V <sub>EE</sub> + 1.2		V <sub>EE</sub>	+ 1.2	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
IIL	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

10. Input and output parameters vary 1:1 with  $V_{CC}$ .

11. All loading with 50 Ω to V<sub>CC</sub> – 2.0 V.
12. Single ended input operation is limited V<sub>EE</sub> ≤ –3.0V in NECL mode.
13. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

		–40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage	1200			1200			1200			mV
V <sub>IL</sub>	Input LOW Voltage			400			400			400	mV
Vx	Input Crossover Voltage	680		900	680		900	680		900	mV
I <sub>CC</sub>	Power Supply Current	70	100	120	70	100	120	70	100	120	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

		–40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>maxPECL/HSTL</sub>	Maximum Frequency (Figure 4)		3			3			3		GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay (Differential Configuration)	325	400	475	350	430	500	375	510	590	ps
t <sub>skew</sub>	Within-Device Skew (Note 15) Within-Device Skew @ 2.5 V (Note 15) Device-to-Device Skew (Note 16)		20 20 85	25 25 150		20 20 85	25 25 150		25 20 85	35 25 150	ps
UITTER .	CLOCK Random Jitter (RMS) @ $\leq 0.5$ GHz @ $\leq 1.0$ GHz @ $\leq 1.5$ GHz @ $\leq 2.0$ GHz @ $\leq 2.5$ GHz @ $\leq 3.0$ GHz		0.209 0.200 0.197 0.220 0.232 0.348	0.5 0.5 0.4 0.5 0.4 0.6		0.204 0.214 0.213 0.224 0.290 0.545	0.5 0.6 0.5 0.5 0.5 0.5 0.8		0.221 0.229 0.243 0.292 0.522 0.911	0.5 0.5 0.4 0.6 0.8 1.3	ps
t <sub>jit(φ)</sub>	Additive RMS Phase Jitter $f_c = 156.25$ MHz, Integration Range: 12 kHz to 20 MHz (See Figure 5)					60					fs
V <sub>PP</sub>	Input Swing (Differential Interconnect Configuration) Measured Single–Ended	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%-80%)	105	200	255	125	200	275	150	230	320	ps

Table 9. AC CHARACTERISTICS V <sub>CC</sub> =	= 0 V; V <sub>EE</sub> = -2.375 to -3.8 V or	V <sub>CC</sub> = 2.375 to 3.8 V; V <sub>EE</sub> = 0 V (Note 14)
---	--	---

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

14. Measured with 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V. 15. Skew is measured between outputs under identical transitions and conditions on any one device. 16. Device–to–Device skew for identical transitions at identical V<sub>CC</sub> levels.




Figure 4. F<sub>max</sub> Typical




Figure 5. Typical MC100LVEP111 Phase Noise Plot at f<sub>Carrier</sub> = 156.25 MHz, V<sub>CC</sub> = 3.3 V, 25°C

The above phase noise data was captured using Agilent E5052A/B. The data displays the input phase noise and output phase noise used to calculate the additive phase jitter at a specified integration range. The additive RMS phase jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 53 fs. The additive RMS phase jitter performance of the fanout buffer is highly dependent on the phase noise of the input source.


To obtain the most precise additive phase noise measurement, it is vital that the source phase noise be

notably lower than that of the DUT. If the phase noise of the source is greater than the noise floor of the device under test, the source noise will dominate the additive phase jitter calculation and lead to an incorrect negative result for the additive phase noise within the integration range. The Figure above is a good example of the MC100LVEP111 source generator phase noise having a significantly lower floor than the DUT and results in an additive phase jitter of 53 fs.

Additive RMS phase jitter =  $\sqrt{\text{RMS phase jitter of output}^2 - \text{RMS phase jitter of input}^2}$ 

53 fs = 
$$\sqrt{138.18 \text{ fs}^2 - 127.59 \text{ fs}^2}$$

Figure 5 was created with measured data from Agilent–E5052B Signal Source Analyzer using ON Semiconductor Phase Noise Explorer web tool. This free application enables an interactive environment for advanced phase noise and jitter analysis of timing devices and clock tree designs. To see the performance of MC100LVEP111 beyond conditions outlined in this datasheet, please visit the ON Semiconductor <u>Green Point Design Tools</u> homepage.








Figure 7. LVDS in Interface




Figure 8. HSTL in Interface




Figure 9. Standard 50  $\Omega$  Load CML in Interface




Figure 10. Single-Ended Interface LVCMOS/LVTTL in Interface Using an External Voltage Reference




Figure 11. Single–Ended Interface LVCMOS/LVTTL in Interface Using  $\mathrm{V}_{\mathrm{BB}}$ 




Figure 12. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)




Figure 13. Tape and Reel Pin 1 Quadrant Orientation

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC100LVEP111FAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC100LVEP111FARG	LQFP-32 (Pb-Free)	2000 / Tape & Reel (Pin 1 Orientation in Quadrant B, Figure 13)
M100LVEP111FATWG	LQFP-32 (Pb-Free)	2000 / Tape & Reel (Pin 1 Orientation in Quadrant A, Figure 13)
MC100LVEP111MNG	QFN-32 (Pb-Free)	74 Units / Rail
MC100LVEP111MNRG	QFN-32 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **Resource Reference of Application Notes**

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	_	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS



- SHALL BE 0.0076 (0.0003). EXACT SHAPE OF EACH CORNER MAY
- 9. VARY FROM DEPICTION.

V1

WX

4.500 BSC

0.200 REF

1.000 REF


0.177 BSC

0.008 REF

0.039 REF

#### PACKAGE DIMENSIONS

QFN32 5x5, 0.5 P CASE 488AM **ISSUE A** 




NOTES DIMENSIONS AND TOLERANCING PER 1.

3

ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED DAD 40 WELL AG TETETION OF 4 PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.00		
A1		0.05		
A3	0.20 REF			
b	0.18	0.30		
D	5.00 BSC			
D2	2.95	3.25		
E	5.00 BSC			
E2	2.95	3.25		
е	0.50 BSC			
К	0.20			
L	0.30	0.50		
L1		0.15		

RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent\_Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors hamless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative