



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Contents

<b>1</b>	<b>Description . . . . .</b>	<b>13</b>
<b>2</b>	<b>Signal descriptions . . . . .</b>	<b>15</b>
2.1	Serial clock (SCL) . . . . .	15
2.2	Serial data (SDA) . . . . .	15
2.3	RF Write in progress / RF Busy (RF WIP/BUSY) . . . . .	15
2.4	Energy harvesting analog output (Vout) . . . . .	15
2.5	Antenna coil (AC0, AC1) . . . . .	15
2.5.1	Device reset in RF mode . . . . .	15
2.6	V <sub>SS</sub> ground . . . . .	16
2.7	Supply voltage (V <sub>CC</sub> ) . . . . .	16
2.7.1	Operating supply voltage V <sub>CC</sub> . . . . .	16
2.7.2	Power-up conditions . . . . .	16
2.7.3	Device reset in I <sup>2</sup> C mode . . . . .	16
2.7.4	Power-down conditions . . . . .	16
<b>3</b>	<b>User memory organization . . . . .</b>	<b>19</b>
<b>4</b>	<b>System memory area . . . . .</b>	<b>23</b>
4.1	M24LR04E-R block security in RF mode . . . . .	23
4.1.1	Example of the M24LR04E-R security protection in RF mode . . . . .	25
4.2	M24LR04E-R block security in I <sup>2</sup> C mode (I <sup>2</sup> C_Write_Lock bit area) . . . . .	26
4.3	Configuration byte and Control register . . . . .	26
4.3.1	RF WIP/BUSY pin configuration . . . . .	26
4.3.2	Energy harvesting configuration . . . . .	27
4.3.3	FIELD_ON indicator bit . . . . .	28
4.3.4	Configuration byte access in I <sup>2</sup> C and RF modes . . . . .	29
4.3.5	Control register access in I <sup>2</sup> C or RF mode . . . . .	29
4.4	ISO 15693 system parameters . . . . .	29
<b>5</b>	<b>I<sup>2</sup>C device operation . . . . .</b>	<b>31</b>
5.1	Start condition . . . . .	31
5.2	Stop condition . . . . .	31

5.3	Acknowledge bit (ACK) . . . . .	31
5.4	Data input . . . . .	31
5.5	I <sup>2</sup> C timeout . . . . .	31
5.5.1	I <sup>2</sup> C timeout on Start condition . . . . .	32
5.5.2	I <sup>2</sup> C timeout on clock period . . . . .	32
5.6	Memory addressing . . . . .	32
5.7	Write operations . . . . .	34
5.8	Byte write . . . . .	34
5.9	Page write . . . . .	34
5.10	Minimizing system delays by polling on Ack . . . . .	36
5.11	Read operations . . . . .	38
5.12	Random Address Read . . . . .	38
5.13	Current Address Read . . . . .	38
5.14	Sequential Read . . . . .	38
5.15	Acknowledge in Read mode . . . . .	38
5.16	M24LR04E-R I <sup>2</sup> C password security . . . . .	39
5.16.1	I <sup>2</sup> C present password command description . . . . .	39
5.16.2	I <sup>2</sup> C write password command description . . . . .	40
<b>6</b>	<b>M24LR04E-R memory initial state . . . . .</b>	<b>41</b>
<b>7</b>	<b>RF device operation . . . . .</b>	<b>42</b>
7.1	RF communication and energy harvesting . . . . .	42
7.2	Commands . . . . .	43
7.3	Initial dialog for vicinity cards . . . . .	44
7.3.1	Power transfer . . . . .	44
7.3.2	Frequency . . . . .	44
7.3.3	Operating field . . . . .	44
<b>8</b>	<b>Communication signal from VCD to M24LR04E-R . . . . .</b>	<b>45</b>
<b>9</b>	<b>Data rate and data coding . . . . .</b>	<b>47</b>
9.1	Data coding mode: 1 out of 256 . . . . .	47
9.2	Data coding mode: 1 out of 4 . . . . .	48
9.3	VCD to M24LR04E-R frames . . . . .	49

9.4	Start of frame (SOF) . . . . .	50
<b>10</b>	<b>Communication signal from M24LR04E-R to VCD . . . . .</b>	<b>51</b>
10.1	Load modulation . . . . .	51
10.2	Subcarrier . . . . .	51
10.3	Data rates . . . . .	51
<b>11</b>	<b>Bit representation and coding . . . . .</b>	<b>52</b>
11.1	Bit coding using one subcarrier . . . . .	52
11.1.1	High data rate . . . . .	52
11.1.2	Low data rate . . . . .	53
11.2	Bit coding using two subcarriers . . . . .	54
11.2.1	High data rate . . . . .	54
11.2.2	Low data rate . . . . .	54
<b>12</b>	<b>M24LR04E-R to VCD frames . . . . .</b>	<b>55</b>
12.1	SOF when using one subcarrier . . . . .	55
12.1.1	High data rate . . . . .	55
12.1.2	Low data rate . . . . .	55
12.2	SOF when using two subcarriers . . . . .	56
12.2.1	High data rate . . . . .	56
12.2.2	Low data rate . . . . .	56
12.3	EOF when using one subcarrier . . . . .	57
12.3.1	High data rate . . . . .	57
12.3.2	Low data rate . . . . .	57
12.4	EOF when using two subcarriers . . . . .	58
12.4.1	High data rate . . . . .	58
12.4.2	Low data rate . . . . .	58
<b>13</b>	<b>Unique identifier (UID) . . . . .</b>	<b>59</b>
<b>14</b>	<b>Application family identifier (AFI) . . . . .</b>	<b>60</b>
<b>15</b>	<b>Data storage format identifier (DSFID) . . . . .</b>	<b>61</b>
15.1	CRC . . . . .	61
<b>16</b>	<b>M24LR04E-R protocol description . . . . .</b>	<b>62</b>

<b>17</b>	<b>M24LR04E-R states</b>	<b>64</b>
17.1	Power-off state	64
17.2	Ready state	64
17.3	Quiet state	64
17.4	Selected state	64
<b>18</b>	<b>Modes</b>	<b>66</b>
18.1	Addressed mode	66
18.2	Non-addressed mode (general request)	66
18.3	Select mode	66
<b>19</b>	<b>Request format</b>	<b>67</b>
19.1	Request flags	67
<b>20</b>	<b>Response format</b>	<b>69</b>
20.1	Response flags	69
20.2	Response error code	70
<b>21</b>	<b>Anticollision</b>	<b>71</b>
21.1	Request parameters	71
<b>22</b>	<b>Request processing by the M24LR04E-R</b>	<b>73</b>
<b>23</b>	<b>Explanation of the possible cases</b>	<b>74</b>
<b>24</b>	<b>Inventory Initiated command</b>	<b>76</b>
<b>25</b>	<b>Timing definition</b>	<b>77</b>
25.1	t <sub>1</sub> : M24LR04E-R response delay	77
25.2	t <sub>2</sub> : VCD new request delay	77
25.3	t <sub>3</sub> : VCD new request delay when no response is received from the M24LR04E-R	77
<b>26</b>	<b>Command codes</b>	<b>78</b>
26.1	Inventory	79
26.2	Stay Quiet	81

26.3	Read Single Block .....	82
26.4	Write Single Block .....	83
26.5	Read Multiple Block .....	87
26.6	Select .....	88
26.7	Reset to Ready .....	90
26.8	Write AFI .....	91
26.9	Lock AFI .....	92
26.10	Write DSFID .....	94
26.11	Lock DSFID .....	95
26.12	Get System Info .....	97
26.13	Get Multiple Block Security Status .....	99
26.14	Write-sector Password .....	100
26.15	Lock-sector .....	102
26.16	Present-sector Password .....	103
26.17	Fast Read Single Block .....	106
26.18	Fast Inventory Initiated .....	107
26.19	Fast Initiate .....	109
26.20	Fast Read Multiple Block .....	110
26.21	Inventory Initiated .....	111
26.22	Initiate .....	113
26.23	ReadCfg .....	114
26.24	WriteEHCfg .....	115
26.25	WriteDOCfg .....	116
26.26	SetRstEHEn .....	118
26.27	CheckEHEn .....	119
<b>27</b>	<b>Maximum ratings .....</b>	<b>121</b>
<b>28</b>	<b>I<sup>2</sup>C DC and AC parameters .....</b>	<b>122</b>
<b>29</b>	<b>Write cycle definition .....</b>	<b>126</b>
<b>30</b>	<b>RF electrical parameters .....</b>	<b>127</b>
<b>31</b>	<b>Package information .....</b>	<b>133</b>

31.1	SO8N package information .....	133
31.2	UFDFN8 package information .....	135
31.3	TSSOP8 package information .....	136
<b>32</b>	<b>Part numbering .....</b>	<b>138</b>
<b>Appendix A Anticollision algorithm (informative).....</b>		<b>140</b>
A.1	Algorithm for pulsed slots .....	140
<b>Appendix B CRC (informative) .....</b>		<b>141</b>
B.1	CRC error detection method .....	141
B.2	CRC calculation example .....	141
<b>Appendix C Application family identifier (AFI) (informative) .....</b>		<b>144</b>
<b>Revision history .....</b>		<b>145</b>












## 1 Description

The M24LR04E-R device is a Dynamic NFC/RFID tag IC with a dual-interface, electrically erasable programmable memory (EEPROM). The logic scheme is shown in [Figure 1](#).

It features an I<sup>2</sup>C interface and can be operated from a V<sub>CC</sub> power supply. It is also a contactless memory powered by the received carrier electromagnetic wave. The M24LR04E-R is organized as 512 × 8 bits in the I<sup>2</sup>C mode and as 128 × 32 bits in RF mode.

The M24LR04E-R also features an energy harvesting analog output, as well as a user-configurable digital output pin toggling during either RF write in progress or RF busy mode.

**Figure 1. Logic diagram**



I<sup>2</sup>C uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The devices carry a built-in 4-bit device type identifier code (1010) in accordance with the I<sup>2</sup>C bus definition.

The device behaves as a slave in the I<sup>2</sup>C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a device select code and Read/Write bit (RW) (as described in [Table 2](#)), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

In the ISO15693/ISO18000-3 mode 1 RF mode, the M24LR04E-R is accessed via the 13.56 MHz carrier electromagnetic wave on which incoming data are demodulated from the received signal amplitude modulation (ASK: amplitude shift keying). When connected to an antenna, the operating power is derived from the RF energy and no external power supply is required. The received ASK wave is 10% or 100% modulated with a data rate of 1.6 Kbit/s using the 1/256 pulse coding mode or a data rate of 26 Kbit/s using the 1/4 pulse coding mode.

Outgoing data are generated by the M24LR04E-R load variation using Manchester coding with one or two subcarrier frequencies at 423 kHz and 484 kHz. Data are transferred from the M24LR04E-R at 6.6 Kbit/s in low data rate mode and 26 Kbit/s high data rate mode. The



## 2 Signal descriptions

### 2.1 Serial clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V<sub>CC</sub>. ([Figure 3](#) indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

### 2.2 Serial data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V<sub>CC</sub>. ([Figure 3](#) indicates how the value of the pull-up resistor can be calculated).

### 2.3 RF Write in progress / RF Busy (RF WIP/BUSY)

This configurable output signal is used either to indicate that the M24LR04E-R is executing an internal write cycle from the RF channel or that an RF command is in progress. RF WIP and signals are available only when the M24LR04E-R is powered by the Vcc pin. It is an open drain output and a pull up resistor must be connected from RF WIP/BUSY to V<sub>CC</sub>.

### 2.4 Energy harvesting analog output (Vout)

This analog output pin is used to deliver the analog voltage Vout available when the Energy harvesting mode is enabled and the RF field strength is sufficient. When the Energy harvesting mode is disabled or the RF field strength is not sufficient, the energy harvesting analog voltage output Vout is in High-Z state.

### 2.5 Antenna coil (AC0, AC1)

These inputs are used to connect the device to an external coil exclusively. It is advised not to connect any other DC or AC path to AC0 or AC1.

When correctly tuned, the coil is used to power and access the device using the ISO 15693 and ISO 18000-3 mode 1 protocols.

#### 2.5.1 Device reset in RF mode

To ensure a proper reset of the RF circuitry, the RF field must be turned off (100% modulation) for a minimum t<sub>RF\_OFF</sub> period of time.

## 2.6 V<sub>SS</sub> ground

V<sub>SS</sub> is the reference for the V<sub>CC</sub> supply voltage and Vout analog output voltage.

## 2.7 Supply voltage (V<sub>CC</sub>)

This pin can be connected to an external DC supply voltage.

*Note:* An internal voltage regulator allows the external voltage applied on V<sub>CC</sub> to supply the M24LR04E-R, while preventing the internal power supply (rectified RF waveforms) to output a DC voltage on the V<sub>CC</sub> pin.

### 2.7.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable V<sub>CC</sub> voltage within the specified [V<sub>CC</sub>(min), V<sub>CC</sub>(max)] range must be applied (see [Table 118](#)). To maintain a stable DC supply voltage, it is recommended to decouple the V<sub>CC</sub> line with a suitable capacitor (usually of the order of 10 nF) close to the V<sub>CC</sub>/V<sub>SS</sub> package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal I<sup>2</sup>C write cycle (t<sub>W</sub>).

### 2.7.2 Power-up conditions

When the power supply is turned on, V<sub>CC</sub> rises from V<sub>SS</sub> to V<sub>CC</sub>. The V<sub>CC</sub> rise time must not vary faster than 1V/μs.

### 2.7.3 Device reset in I<sup>2</sup>C mode


In order to prevent inadvertent write operations during power-up, a power-on reset (POR) circuit is included. At power-up (continuous rise of V<sub>CC</sub>), the device does not respond to any I<sup>2</sup>C instruction until V<sub>CC</sub> has reached the power-on reset threshold voltage (this threshold is lower than the minimum V<sub>CC</sub> operating voltage defined in [Table 118](#)). When V<sub>CC</sub> passes over the POR threshold, the device is reset and enters the Standby power mode. However, the device must not be accessed until V<sub>CC</sub> has reached a valid and stable V<sub>CC</sub> voltage within the specified [V<sub>CC</sub>(min), V<sub>CC</sub>(max)] range.

In a similar way, during power-down (continuous decrease in V<sub>CC</sub>), as soon as V<sub>CC</sub> drops below the power-on reset threshold voltage, the device stops responding to any instruction sent to it.


### 2.7.4 Power-down conditions

During power-down (continuous decay of V<sub>CC</sub>), the device must be in Standby power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

**Figure 3. I<sup>2</sup>C Fast mode ( $f_C = 400$  kHz): maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ )**



**Figure 4. I<sup>2</sup>C bus protocol**



**Table 2. Device select code**

-	Device type identifier <sup>(1)</sup>					Chip Enable address			RW
	b7	b6	b5	b4	b3	b2	b1	b0	
Device select code	1	0	1	0	E2 <sup>(2)</sup>	1	1		RW

1. The most significant bit, b7, is sent first.
2. E2 is not connected to any external pin. It is however used to address the M24LR04E-R as described in [Section 3](#) and [Section 4](#).

**Table 3. Address most significant byte**

b15	b14	b13	b12	b11	b10	b9	b8
-----	-----	-----	-----	-----	-----	----	----

**Table 4. Address least significant byte**

b7	b6	b5	b4	b3	b2	b1	b0
----	----	----	----	----	----	----	----

### 3 User memory organization

The M24LR04E-R is divided into four sectors of 32 blocks of 32 bits, as shown in [Table 5](#).

[Figure 6](#) shows the memory sector organization. Each sector can be individually read-and/or write-protected using a specific password command. Read and write operations are possible if the addressed data are not in a protected sector.

The M24LR04E-R also has a 64-bit block that is used to store the 64-bit unique identifier (UID). The UID is compliant with the ISO 15963 description, and its value is used during the anticollision sequence (Inventory). This block is not accessible by the user in RF device operation and its value is written by ST on the production line.

The M24LR04E-R includes an AFI register that stores the application family identifier, and a DSFID register that stores the data storage family identifier used in the anticollision algorithm.

The M24LR04E-R has four 32-bit blocks that store an I<sup>2</sup>C password plus three RF password codes.

**Figure 5. Circuit diagram**




Figure 6. Memory sector organization

Sector	Area	Sector security status
0	1 Kbit EEPROM sector	5 bits
1	1 Kbit EEPROM sector	5 bits
2	1 Kbit EEPROM sector	5 bits
3	1 Kbit EEPROM sector	5 bits
	I <sup>2</sup> C password	System
	RF password 1	System
	RF password 2	System
	RF password 3	System
	8-bit DSFID	System
	8-bit AFI	System
	64-bit UID	System
	8-bit configuration	System
	16-bit I <sup>2</sup> C Write Lock_bit	System
	20-bit SSS	System

MS19766V1

### Sector details

The M24LR04E-R user memory is divided into four sectors. Each sector contains 1024 bits. The protection scheme is described in [Section 4: System memory area](#).

In RF mode, a sector provides 32 blocks of 32 bits. Each read and write access is done by block. Read and write block accesses are controlled by a Sector Security Status byte that defines the access rights to the 32 blocks contained in the sector. If the sector is not protected, a Write command updates the complete 32 bits of the selected block.

In I<sup>2</sup>C mode, a sector provides 128 bytes that can be individually accessed in Read and Write modes. When protected by the corresponding I<sup>2</sup>C\_Write\_Lock bit, the entire sector is write-protected. To access the user memory, the device select code used for any I<sup>2</sup>C command must have the E2 Chip Enable address at 0.



Table 5. Sector details (continued)

Sector number	RF block address	I <sup>2</sup> C byte address	Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]
1	32	128	user	user	user	user
	33	132	user	user	user	user
	34	136	user	user	user	user
	35	140	user	user	user	user
	36	144	user	user	user	user
	37	148	user	user	user	user
	38	152	user	user	user	user
	39	156	user	user	user	user
	...	...	...	...	...	...
2	...	...	...	...	...	...
3	...	...	...	...	...	...
	127	508	user	user	user	user





