



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Dynamic NFC/RFID tag IC with 64-Kbit EEPROM, energy harvesting, I<sup>2</sup>C bus and ISO 15693 RF interface

Datasheet - production data



### Features

- Belonging to ST25 family, which includes all NFC/RF ID tag and reader products from ST

### I<sup>2</sup>C interface

- Two-wires I<sup>2</sup>C serial interface supports 400 kHz protocol
- Single supply voltage:
  - 1.8 V to 5.5 V
- Byte and Page Write (up to 4 bytes)
- Random and Sequential read modes
- Self-timed programming cycle
- Automatic address incrementing
- Enhanced ESD/latch-up protection
- I<sup>2</sup>C timeout

### Contactless interface

- ISO 15693 and ISO 18000-3 mode 1 compatible
- 13.56 MHz ± 7 kHz carrier frequency
- To tag: 10% or 100% ASK modulation using 1/4 (26 Kbit/s) or 1/256 (1.6 Kbit/s) pulse position coding
- From tag: load modulation using Manchester coding with 423 kHz and 484 kHz subcarriers

in low (6.6 kbit/s) or high (26 kbit/s) data rate mode. Supports the 53 kbit/s data rate with Fast commands

- Internal tuning capacitance: 27.5 pF
- 64-bit unique identifier (UID)
- Read Block & Write (32-bit blocks)

### Digital output pin

- User configurable pin: RF write in progress or RF busy mode

### Energy harvesting

- Analog pin for energy harvesting
- Four sink current configurable ranges

### Temperature range

- From –40 to 85 °C

### Memory

- 64-Kbit EEPROM organized into:
  - 8192 bytes in I<sup>2</sup>C mode
  - 2048 blocks of 32 bits in RF mode
- Write time
  - I<sup>2</sup>C: 5 ms (max.)
  - RF: 5.75 ms including the internal Verify time
- Write cycling endurance:
  - 1 million write cycles at 25 °C
  - 150 k write cycles at 85 °C
- More than 40-year data retention
- Multiple password protection in RF mode
- Single password protection in I<sup>2</sup>C mode

### Package

- SO8 (ECOPACK2<sup>®</sup>)
- TSSOP8 (ECOPACK2<sup>®</sup>)
- UDFPN8 (ECOPACK2<sup>®</sup>)

# Contents

<b>1</b>	<b>Description</b> .....	<b>13</b>
<b>2</b>	<b>Signal descriptions</b> .....	<b>15</b>
2.1	Serial clock (SCL) .....	15
2.2	Serial data (SDA) .....	15
2.3	RF Write in progress / RF Busy (RF WIP/BUSY) .....	15
2.4	Energy harvesting analog output (Vout) .....	15
2.5	Antenna coil (AC0, AC1) .....	15
2.5.1	Device reset in RF mode .....	15
2.6	V <sub>SS</sub> ground .....	16
2.7	Supply voltage (V <sub>CC</sub> ) .....	16
2.7.1	Operating supply voltage V <sub>CC</sub> .....	16
2.7.2	Power-up conditions .....	16
2.7.3	Device reset in I <sup>2</sup> C mode .....	16
2.7.4	Power-down conditions .....	16
<b>3</b>	<b>User memory organization</b> .....	<b>19</b>
<b>4</b>	<b>System memory area</b> .....	<b>24</b>
4.1	M24LR64E-R block security in RF mode .....	24
4.1.1	Example of the M24LR64E-R security protection in RF mode .....	26
4.2	M24LR64E-R block security in I <sup>2</sup> C mode (I2C_Write_Lock bit area) .....	27
4.3	Configuration byte and Control register .....	27
4.3.1	RF WIP/BUSY pin configuration .....	27
4.3.2	Energy harvesting configuration .....	28
4.3.3	FIELD_ON indicator bit .....	30
4.3.4	Configuration byte access in I <sup>2</sup> C and RF modes .....	30
4.3.5	Control register access in I <sup>2</sup> C or RF mode .....	30
4.4	ISO 15693 system parameters .....	30
<b>5</b>	<b>I<sup>2</sup>C device operation</b> .....	<b>32</b>
5.1	Start condition .....	32
5.2	Stop condition .....	32



5.3	Acknowledge bit (Ack)	32
5.4	Data input	32
5.5	I <sup>2</sup> C timeout	32
5.5.1	I <sup>2</sup> C timeout on Start condition	33
5.5.2	I <sup>2</sup> C timeout on clock period	33
5.6	Memory addressing	33
5.7	Write operations	34
5.8	Byte write	35
5.9	Page write	35
5.10	Minimizing system delays by polling on Ack	36
5.11	Read operations	38
5.12	Random Address Read	38
5.13	Current Address Read	38
5.14	Sequential Read	38
5.15	Acknowledge in Read mode	38
5.16	M24LR64E-R I <sup>2</sup> C password security	39
5.16.1	I <sup>2</sup> C present password command description	39
5.16.2	I <sup>2</sup> C write password command description	40
<b>6</b>	<b>M24LR64E-R memory initial state</b>	<b>41</b>
<b>7</b>	<b>RF device operation</b>	<b>42</b>
7.1	RF communication and energy harvesting	42
7.2	Commands	43
7.3	Initial dialog for vicinity cards	44
7.3.1	Power transfer	44
7.3.2	Frequency	44
7.3.3	Operating field	44
<b>8</b>	<b>Communication signal from VCD to M24LR64E-R</b>	<b>45</b>
<b>9</b>	<b>Data rate and data coding</b>	<b>47</b>
9.1	Data coding mode: 1 out of 256	47
9.2	Data coding mode: 1 out of 4	48
9.3	VCD to M24LR64E-R frames	49

9.4 Start of frame (SOF) ..... 50

**10 Communication signal from M24LR64E-R to VCD ..... 51**

10.1 Load modulation ..... 51

10.2 Subcarrier ..... 51

10.3 Data rates ..... 51

**11 Bit representation and coding ..... 52**

11.1 Bit coding using one subcarrier ..... 52

11.1.1 High data rate ..... 52

11.1.2 Low data rate ..... 53

11.2 Bit coding using two subcarriers ..... 54

11.2.1 High data rate ..... 54

11.2.2 Low data rate ..... 54

**12 M24LR64E-R to VCD frames ..... 55**

12.1 SOF when using one subcarrier ..... 55

12.1.1 High data rate ..... 55

12.1.2 Low data rate ..... 55

12.2 SOF when using two subcarriers ..... 56

12.2.1 High data rate ..... 56

12.2.2 Low data rate ..... 56

12.3 EOF when using one subcarrier ..... 57

12.3.1 High data rate ..... 57

12.3.2 Low data rate ..... 57

12.4 EOF when using two subcarriers ..... 58

12.4.1 High data rate ..... 58

12.4.2 Low data rate ..... 58

**13 Unique identifier (UID) ..... 59**

**14 Application family identifier (AFI) ..... 60**

**15 Data storage format identifier (DSFID) ..... 61**

15.1 CRC ..... 61

**16 M24LR64E-R protocol description ..... 62**

<b>17</b>	<b>M24LR64E-R states</b> .....	<b>64</b>
	17.1 Power-off state .....	64
	17.2 Ready state .....	64
	17.3 Quiet state .....	64
	17.4 Selected state .....	64
<b>18</b>	<b>Modes</b> .....	<b>66</b>
	18.1 Addressed mode .....	66
	18.2 Non-addressed mode (general request) .....	66
	18.3 Select mode .....	66
<b>19</b>	<b>Request format</b> .....	<b>67</b>
	19.1 Request flags .....	67
<b>20</b>	<b>Response format</b> .....	<b>69</b>
	20.1 Response flags .....	69
	20.2 Response error code .....	70
<b>21</b>	<b>Anticollision</b> .....	<b>71</b>
	21.1 Request parameters .....	71
<b>22</b>	<b>Request processing by the M24LR64E-R</b> .....	<b>73</b>
<b>23</b>	<b>Explanation of the possible cases</b> .....	<b>74</b>
<b>24</b>	<b>Inventory Initiated command</b> .....	<b>76</b>
<b>25</b>	<b>Timing definition</b> .....	<b>77</b>
	25.1 t <sub>1</sub> : M24LR64E-R response delay .....	77
	25.2 t <sub>2</sub> : VCD new request delay .....	77
	25.3 t <sub>3</sub> : VCD new request delay when no response is received from the M24LR64E-R .....	77
<b>26</b>	<b>Command codes</b> .....	<b>78</b>
	26.1 Inventory .....	79
	26.2 Stay Quiet .....	81

26.3	Read Single Block	82
26.4	Write Single Block	83
26.5	Read Multiple Block	87
26.6	Select	88
26.7	Reset to Ready	89
26.8	Write AFI	90
26.9	Lock AFI	92
26.10	Write DSFID	94
26.11	Lock DSFID	95
26.12	Get System Info	96
26.13	Get Multiple Block Security Status	98
26.14	Write-sector Password	100
26.15	Lock-sector	101
26.16	Present-sector Password	103
26.17	Fast Read Single Block	104
26.18	Fast Inventory Initiated	106
26.19	Fast Initiate	107
26.20	Fast Read Multiple Block	108
26.21	Inventory Initiated	109
26.22	Initiate	111
26.23	ReadCfg	111
26.24	WriteEHCfg	113
26.25	WriteDOCfg	114
26.26	SetRstEHEn	115
26.27	CheckEHEn	117
<b>27</b>	<b>Maximum ratings</b>	<b>119</b>
<b>28</b>	<b>I<sup>2</sup>C DC and AC parameters</b>	<b>120</b>
<b>29</b>	<b>Write cycle definition</b>	<b>124</b>
<b>30</b>	<b>RF electrical parameters</b>	<b>125</b>
<b>31</b>	<b>Package information</b>	<b>131</b>

---

31.1	SO8N package information .....	131
31.2	UFDNF8 package information .....	133
31.3	TSSOP8 package information .....	134
<b>32</b>	<b>Part numbering .....</b>	<b>136</b>
<b>Appendix A</b>	<b>Anticollision algorithm (informative) .....</b>	<b>138</b>
A.1	Algorithm for pulsed slots .....	138
<b>Appendix B</b>	<b>CRC (informative) .....</b>	<b>139</b>
B.1	CRC error detection method .....	139
B.2	CRC calculation example .....	139
<b>Appendix C</b>	<b>Application family identifier (AFI) (informative) .....</b>	<b>141</b>
	<b>Revision history .....</b>	<b>142</b>



## List of tables

Table 1.	Signal names	14
Table 2.	Device select code	18
Table 3.	Address most significant byte	18
Table 4.	Address least significant byte	18
Table 5.	Sector details	21
Table 6.	Sector security status byte area	24
Table 7.	Sector security status byte organization	24
Table 8.	Read/Write protection bit setting	25
Table 9.	Password control bits	25
Table 10.	Password system area	25
Table 11.	M24LR64E-R sector security protection after power-up	26
Table 12.	M24LR64E-R sector security protection after a valid presentation of password 1	26
Table 13.	I2C_Write_Lock bit	27
Table 14.	Configuration byte	29
Table 15.	Control register	29
Table 16.	EH_enable bit value after power-up	29
Table 17.	System parameter sector	31
Table 18.	Operating modes	34
Table 19.	10% modulation parameters	45
Table 20.	Response data rates	51
Table 21.	UID format	59
Table 22.	CRC transmission rules	61
Table 23.	VCD request frame format	62
Table 24.	M24LR64E-R Response frame format	62
Table 25.	M24LR64E-R response depending on Request_flags	65
Table 26.	General request format	67
Table 27.	Definition of request flags 1 to 4	67
Table 28.	Request flags 5 to 8 when Bit 3 = 0	68
Table 29.	Request flags 5 to 8 when Bit 3 = 1	68
Table 30.	General response format	69
Table 31.	Definitions of response flags 1 to 8	69
Table 32.	Response error code definition	70
Table 33.	Inventory request format	71
Table 34.	Example of the addition of 0-bits to an 11-bit mask value	71
Table 35.	Timing values	77
Table 36.	Command codes	78
Table 37.	Inventory request format	79
Table 38.	Inventory response format	79
Table 39.	Stay Quiet request format	81
Table 40.	Read Single Block request format	82
Table 41.	Read Single Block response format when Error_flag is NOT set	82
Table 42.	Sector security status	82
Table 43.	Read Single Block response format when Error_flag is set	82
Table 44.	Write Single Block request format	83
Table 45.	Write Single Block response format when Error_flag is NOT set	83
Table 46.	Write Single Block response format when Error_flag is set	84
Table 47.	Read Multiple Block request format	87
Table 48.	Read Multiple Block response format when Error_flag is NOT set	87

Table 49.	Sector security status . . . . .	87
Table 50.	Read Multiple Block response format when Error_flag is set . . . . .	87
Table 51.	Select request format . . . . .	88
Table 52.	Select Block response format when Error_flag is NOT set . . . . .	88
Table 53.	Select response format when Error_flag is set . . . . .	89
Table 54.	Reset to Ready request format . . . . .	89
Table 55.	Reset to Ready response format when Error_flag is NOT set . . . . .	90
Table 56.	Reset to ready response format when Error_flag is set . . . . .	90
Table 57.	Write AFI request format . . . . .	91
Table 58.	Write AFI response format when Error_flag is NOT set . . . . .	91
Table 59.	Write AFI response format when Error_flag is set . . . . .	91
Table 60.	Lock AFI request format . . . . .	92
Table 61.	Lock AFI response format when Error_flag is NOT set . . . . .	92
Table 62.	Lock AFI response format when Error_flag is set . . . . .	92
Table 63.	Write DSFID request format . . . . .	94
Table 64.	Write DSFID response format when Error_flag is NOT set . . . . .	94
Table 65.	Write DSFID response format when Error_flag is set . . . . .	94
Table 66.	Lock DSFID request format . . . . .	95
Table 67.	Lock DSFID response format when Error_flag is NOT set . . . . .	95
Table 68.	Lock DSFID response format when Error_flag is set . . . . .	96
Table 69.	Get System Info request format . . . . .	97
Table 70.	Get System Info response format when Protocol_extension_flag = 0 and Error_flag is NOT set . . . . .	97
Table 71.	Get System Info response format when Protocol_extension_flag = 1 and Error_flag is NOT set . . . . .	97
Table 72.	Get System Info response format when Error_flag is set . . . . .	97
Table 73.	Get Multiple Block Security Status request format . . . . .	98
Table 74.	Get Multiple Block Security Status response format when Error_flag is NOT set . . . . .	99
Table 75.	Sector security status . . . . .	99
Table 76.	Get Multiple Block Security Status response format when Error_flag is set . . . . .	99
Table 77.	Write-sector Password request format . . . . .	100
Table 78.	Write-sector Password response format when Error_flag is NOT set . . . . .	100
Table 79.	Write-sector Password response format when Error_flag is set . . . . .	100
Table 80.	Lock-sector request format . . . . .	101
Table 81.	Sector security status . . . . .	102
Table 82.	Lock-sector response format when Error_flag is NOT set . . . . .	102
Table 83.	Lock-sector response format when Error_flag is set . . . . .	102
Table 84.	Present-sector Password request format . . . . .	103
Table 85.	Present-sector Password response format when Error_flag is NOT set . . . . .	103
Table 86.	Present-sector Password response format when Error_flag is set . . . . .	103
Table 87.	Fast Read Single Block request format . . . . .	104
Table 88.	Fast Read Single Block response format when Error_flag is NOT set . . . . .	105
Table 89.	Sector security status . . . . .	105
Table 90.	Fast Read Single Block response format when Error_flag is set . . . . .	105
Table 91.	Fast Inventory Initiated request format . . . . .	106
Table 92.	Fast Inventory Initiated response format . . . . .	106
Table 93.	Fast Initiate request format . . . . .	107
Table 94.	Fast Initiate response format . . . . .	107
Table 95.	Fast Read Multiple Block request format . . . . .	108
Table 96.	Fast Read Multiple Block response format when Error_flag is NOT set . . . . .	108
Table 97.	Sector security status if Option_flag is set . . . . .	109
Table 98.	Fast Read Multiple Block response format when Error_flag is set . . . . .	109

Table 99.	Inventory Initiated request format . . . . .	110
Table 100.	Inventory Initiated response format . . . . .	110
Table 101.	Initiate request format . . . . .	111
Table 102.	Initiate response format . . . . .	111
Table 103.	ReadCfg request format . . . . .	112
Table 104.	ReadCfg response format when Error_flag is NOT set . . . . .	112
Table 105.	ReadCfg response format when Error_flag is set . . . . .	112
Table 106.	WriteEHCfg request format . . . . .	113
Table 107.	WriteEHCfg response format when Error_flag is NOT set . . . . .	113
Table 108.	WriteEHCfg response format when Error_flag is set . . . . .	113
Table 109.	WriteDOCfg request format . . . . .	114
Table 110.	WriteDOCfg response format when Error_flag is NOT set . . . . .	115
Table 111.	WriteDOCfg response format when Error_flag is set . . . . .	115
Table 112.	SetRstEHEn request format . . . . .	116
Table 113.	SetRstEHEn response format when Error_flag is NOT set . . . . .	116
Table 114.	SetRstEHEn response format when Error_flag is set . . . . .	116
Table 115.	CheckEHEn request format . . . . .	117
Table 116.	CheckEHEn response format when Error_flag is NOT set . . . . .	117
Table 117.	CheckEHEn response format when Error_flag is set . . . . .	117
Table 118.	Absolute maximum ratings . . . . .	119
Table 119.	I <sup>2</sup> C operating conditions . . . . .	120
Table 120.	AC test measurement conditions . . . . .	120
Table 121.	Input parameters . . . . .	120
Table 122.	I <sup>2</sup> C DC characteristics . . . . .	121
Table 123.	I <sup>2</sup> C AC characteristics . . . . .	122
Table 124.	Write cycle endurance . . . . .	124
Table 125.	RF characteristics . . . . .	125
Table 126.	Operating conditions . . . . .	126
Table 127.	Energy harvesting . . . . .	127
Table 128.	SO8N – 8-lead plastic small outline, 150 mils body width, package mechanical data . . . . .	131
Table 129.	UFDFN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package mechanical data . . . . .	133
Table 130.	TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch, package mechanical data . . . . .	135
Table 131.	Ordering information scheme for packaged devices . . . . .	136
Table 132.	Ordering and marking information . . . . .	137
Table 133.	CRC definition . . . . .	139
Table 134.	AFI coding . . . . .	141
Table 135.	Document revision history . . . . .	142

## List of figures

Figure 1.	Logic diagram . . . . .	13
Figure 2.	8-pin package connections . . . . .	14
Figure 3.	I <sup>2</sup> C Fast mode ( $f_C = 400$ kHz): maximum $R_{bus}$ value versus bus parasitic capacitance ( $C_{bus}$ ) . . . . .	17
Figure 4.	I <sup>2</sup> C bus protocol . . . . .	17
Figure 5.	Circuit diagram . . . . .	19
Figure 6.	Memory sector organization . . . . .	20
Figure 7.	I <sup>2</sup> C timeout on Start condition . . . . .	33
Figure 8.	Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited) . . . . .	34
Figure 9.	Write mode sequences with I2C_Write_Lock bit = 0 (data write enabled) . . . . .	35
Figure 10.	Write cycle polling flowchart using Ack . . . . .	36
Figure 11.	Read mode sequences . . . . .	37
Figure 12.	I <sup>2</sup> C present password command . . . . .	39
Figure 13.	I <sup>2</sup> C write password command . . . . .	40
Figure 14.	100% modulation waveform . . . . .	45
Figure 15.	10% modulation waveform . . . . .	46
Figure 16.	1 out of 256 coding mode . . . . .	47
Figure 17.	Detail of a time period . . . . .	48
Figure 18.	1 out of 4 coding mode . . . . .	49
Figure 19.	1 out of 4 coding example . . . . .	49
Figure 20.	SOF to select 1 out of 256 data coding mode . . . . .	50
Figure 21.	SOF to select 1 out of 4 data coding mode . . . . .	50
Figure 22.	EOF for either data coding mode . . . . .	50
Figure 23.	Logic 0, high data rate . . . . .	52
Figure 24.	Logic 0, high data rate, fast commands . . . . .	52
Figure 25.	Logic 1, high data rate . . . . .	52
Figure 26.	Logic 1, high data rate, fast commands . . . . .	52
Figure 27.	Logic 0, low data rate . . . . .	53
Figure 28.	Logic 0, low data rate, fast commands . . . . .	53
Figure 29.	Logic 1, low data rate . . . . .	53
Figure 30.	Logic 1, low data rate, fast commands . . . . .	53
Figure 31.	Logic 0, high data rate . . . . .	54
Figure 32.	Logic 1, high data rate . . . . .	54
Figure 33.	Logic 0, low data rate . . . . .	54
Figure 34.	Logic 1, low data rate . . . . .	54
Figure 35.	Start of frame, high data rate, one subcarrier . . . . .	55
Figure 36.	Start of frame, high data rate, one subcarrier, fast commands . . . . .	55
Figure 37.	Start of frame, low data rate, one subcarrier . . . . .	55
Figure 38.	Start of frame, low data rate, one subcarrier, fast commands . . . . .	56
Figure 39.	Start of frame, high data rate, two subcarriers . . . . .	56
Figure 40.	Start of frame, low data rate, two subcarriers . . . . .	56
Figure 41.	End of frame, high data rate, one subcarrier . . . . .	57
Figure 42.	End of frame, high data rate, one subcarrier, fast commands . . . . .	57
Figure 43.	End of frame, low data rate, one subcarrier . . . . .	57
Figure 44.	End of frame, low data rate, one subcarrier, Fast commands . . . . .	57
Figure 45.	End of frame, high data rate, two subcarriers . . . . .	58
Figure 46.	End of frame, low data rate, two subcarriers . . . . .	58
Figure 47.	M24LR64E-R decision tree for AFI . . . . .	60


Figure 48.	M24LR64E-R protocol timing	63
Figure 49.	M24LR64E-R state transition diagram	65
Figure 50.	Principle of comparison between the mask, the slot number and the UID	72
Figure 51.	Description of a possible anticollision sequence	75
Figure 52.	M24LR64E RF-Busy management following Inventory command	80
Figure 53.	Stay Quiet frame exchange between VCD and M24LR64E-R	81
Figure 54.	Read Single Block frame exchange between VCD and M24LR64E-R	83
Figure 55.	Write Single Block frame exchange between VCD and M24LR64E-R	84
Figure 56.	M24LR64E RF-Busy management following Write command	85
Figure 57.	M24LR64E RF-Wip management following Write command	86
Figure 58.	Read Multiple Block frame exchange between VCD and M24LR64E-R	88
Figure 59.	Select frame exchange between VCD and M24LR64E-R	89
Figure 60.	Reset to Ready frame exchange between VCD and M24LR64E-R	90
Figure 61.	Write AFI frame exchange between VCD and M24LR64E-R	91
Figure 62.	Lock AFI frame exchange between VCD and M24LR64E-R	93
Figure 63.	Write DSFID frame exchange between VCD and M24LR64E-R	95
Figure 64.	Lock DSFID frame exchange between VCD and M24LR64E-R	96
Figure 65.	Get System Info frame exchange between VCD and M24LR64E-R	98
Figure 66.	Get Multiple Block Security Status frame exchange between VCD and M24LR64E-R	99
Figure 67.	Write-sector Password frame exchange between VCD and M24LR64E-R	101
Figure 68.	Lock-sector frame exchange between VCD and M24LR64E-R	102
Figure 69.	Present-sector Password frame exchange between VCD and M24LR64E-R	104
Figure 70.	Fast Read Single Block frame exchange between VCD and M24LR64E-R	105
Figure 71.	Fast Initiate frame exchange between VCD and M24LR64E-R	107
Figure 72.	Fast Read Multiple Block frame exchange between VCD and M24LR64E-R	109
Figure 73.	Initiate frame exchange between VCD and M24LR64E-R	111
Figure 74.	ReadCfg frame exchange between VCD and M24LR64E-R	112
Figure 75.	WriteEHCfg frame exchange between VCD and M24LR64E-R	114
Figure 76.	WriteDOCfg frame exchange between VCD and M24LR64E-R	115
Figure 77.	SetRstEHEn frame exchange between VCD and M24LR64E-R	116
Figure 78.	CheckEHEn frame exchange between VCD and M24LR64E-R	118
Figure 79.	AC test measurement I/O waveform	120
Figure 80.	I <sup>2</sup> C AC waveforms	123
Figure 81.	ASK modulated signal	127
Figure 82.	Energy harvesting: Vout min vs. Isink	128
Figure 83.	Energy harvesting: working domain range 11	128
Figure 84.	Energy harvesting: working domain range 10	129
Figure 85.	Energy harvesting: working domain range 01	129
Figure 86.	Energy harvesting: working domain range 00	130
Figure 87.	SO8N – 8-lead plastic small outline, 150 mils body width, package outline	131
Figure 88.	SO8N – 8-lead plastic small outline, 150 mils body width, package recommended footprint	132
Figure 89.	UFDFN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package outline	133
Figure 90.	TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch, package outline	134

# 1 Description

The M24LR64E-R device is a Dynamic NFC/RFID tag IC with a dual-interface, electrically erasable programmable memory (EEPROM). It features an I<sup>2</sup>C interface and can be operated from a V<sub>CC</sub> power supply. It is also a contactless memory powered by the received carrier electromagnetic wave. The M24LR64E-R is organized as 8192 × 8 bits in the I<sup>2</sup>C mode and as 2048 × 32 bits in the ISO 15693 and ISO 18000-3 mode 1 RF mode.

The M24LR64E-R also features an energy harvesting analog output, as well as a user-configurable digital output pin toggling during either RF write in progress or RF busy mode.

**Figure 1. Logic diagram**



I<sup>2</sup>C uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The devices carry a built-in 4-bit device type identifier code (1010) in accordance with the I<sup>2</sup>C bus definition.

The device behaves as a slave in the I<sup>2</sup>C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a device select code and Read/Write bit (RW) (as described in [Table 2](#)), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

In the ISO15693/ISO18000-3 mode 1 RF mode, the M24LR64E-R is accessed via the 13.56 MHz carrier electromagnetic wave on which incoming data is demodulated from the received signal amplitude modulation (ASK: amplitude shift keying). When connected to an antenna, the operating power is derived from the RF energy and no external power supply is required. The received ASK wave is 10% or 100% modulated with a data rate of 1.6 Kbit/s



using the 1 out of 256 pulse coding mode or a data rate of 26 Kbit/s using the 1 out of 4 pulse coding mode.

Outgoing data is generated by the M24LR64E-R load variation using Manchester coding with one or two subcarrier frequencies at 423 kHz and 484 kHz. Data is transferred from the M24LR64E-R at 6.6 Kbit/s in low data rate mode and 26 Kbit/s in high data rate mode. The M24LR64E-R supports the 53 Kbit/s fast mode in high data rate mode using one subcarrier frequency at 423 kHz.

The M24LR64E-R follows the ISO 15693 and ISO 18000-3 mode 1 recommendation for radio-frequency power and signal interface.

The M24LR64E-R provides an Energy harvesting mode on the analog output pin Vout. When the Energy harvesting mode is activated, the M24LR64E-R can output the excess energy coming from the RF field on the Vout analog pin. In case the RF field strength is insufficient or when Energy harvesting mode is disabled, the analog output pin Vout goes into high-Z state and Energy harvesting mode is automatically stopped.

The M24LR64E-R features a user configurable digital out pin RF WIP/BUSY that can be used to drive a microcontroller interrupt input pin (available only when the M24LR64E-R is correctly powered on the Vcc pin).


When configured in the RF write in progress mode (RF WIP mode), the RF WIP/BUSY pin is driven low for the entire duration of the RF internal write operation. When configured in the RF busy mode (RF BUSY mode), the RF WIP/BUSY pin is driven low for the entire duration of the RF command progress.

The RF WIP/BUSY pin is an open drain output and must be connected to a pull-up resistor.

**Table 1. Signal names**

Signal name	Function	Direction
Vout	Energy harvesting Output	Analog output
SDA	Serial Data	I/O
SCL	Serial Clock	Input
AC0, AC1	Antenna coils	I/O
V <sub>CC</sub>	Supply voltage	-
RF WIP/BUSY	Digital signal	Digital output
V <sub>SS</sub>	Ground	-

**Figure 2. 8-pin package connections**



1. See [Section 31](#) for package dimensions, and how to identify pin 1.

## 2 Signal descriptions

### 2.1 Serial clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to  $V_{CC}$ . ([Figure 3](#) indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

### 2.2 Serial data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected from Serial Data (SDA) to  $V_{CC}$ . ([Figure 3](#) indicates how the value of the pull-up resistor can be calculated).

### 2.3 RF Write in progress / RF Busy (RF WIP/BUSY)

This configurable output signal is used either to indicate that the M24LR64E-R is executing an internal write cycle from the RF channel or that an RF command is in progress. RF WIP and signals are available only when the M24LR64E-R is powered by the Vcc pin. It is an open drain output and a pull-up resistor must be connected from RF WIP/BUSY to  $V_{CC}$ .

### 2.4 Energy harvesting analog output (Vout)

This analog output pin is used to deliver the analog voltage Vout available when the Energy harvesting mode is enabled and the RF field strength is sufficient. When the Energy harvesting mode is disabled or the RF field strength is not sufficient, the energy harvesting analog voltage output Vout is in High-Z state.

### 2.5 Antenna coil (AC0, AC1)

These inputs are used to connect the device to an external coil exclusively. It is advised not to connect any other DC or AC path to AC0 or AC1.

When correctly tuned, the coil is used to power and access the device using the ISO 15693 and ISO 18000-3 mode 1 protocols.

#### 2.5.1 Device reset in RF mode

To ensure a proper reset of the RF circuitry, the RF field must be turned off (100% modulation) for a minimum  $t_{RF\_OFF}$  period of time.

## 2.6 $V_{SS}$ ground

$V_{SS}$  is the reference for the  $V_{CC}$  supply voltage and  $V_{out}$  analog output voltage.

## 2.7 Supply voltage ( $V_{CC}$ )

This pin can be connected to an external DC supply voltage.

*Note:* An internal voltage regulator allows the external voltage applied on  $V_{CC}$  to supply the M24LR64E-R, while preventing the internal power supply (rectified RF waveforms) to output a DC voltage on the  $V_{CC}$  pin.

### 2.7.1 Operating supply voltage $V_{CC}$

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}(\min)$ ,  $V_{CC}(\max)$ ] range must be applied (see [Table 119](#)). To maintain a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually around 10 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal I<sup>2</sup>C write cycle ( $t_W$ ).

### 2.7.2 Power-up conditions

When the power supply is turned on,  $V_{CC}$  rises from  $V_{SS}$  to  $V_{CC}$ . The  $V_{CC}$  rise time must not vary faster than 1V/ $\mu$ s.

### 2.7.3 Device reset in I<sup>2</sup>C mode

In order to prevent inadvertent write operations during power-up, a power-on reset (POR) circuit is included. At power-up (continuous rise of  $V_{CC}$ ), the device does not respond to any I<sup>2</sup>C instruction until  $V_{CC}$  has reached the power-on reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined in [Table 119](#)). When  $V_{CC}$  passes over the POR threshold, the device is reset and enters the Standby power mode. However, the device must not be accessed until  $V_{CC}$  has reached a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}(\min)$ ,  $V_{CC}(\max)$ ] range.

In a similar way, during power-down (continuous decrease in  $V_{CC}$ ), as soon as  $V_{CC}$  drops below the power-on reset threshold voltage, the device stops responding to any instruction sent to it.

### 2.7.4 Power-down conditions

During power-down (continuous decay of  $V_{CC}$ ), the device must be in Standby power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

Figure 3. I<sup>2</sup>C Fast mode (f<sub>C</sub> = 400 kHz): maximum R<sub>bus</sub> value versus bus parasitic capacitance (C<sub>bus</sub>)




Figure 4. I<sup>2</sup>C bus protocol




Table 2. Device select code

-	Device type identifier <sup>(1)</sup>				Chip Enable address			$\overline{RW}$
	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	0	E2 <sup>(2)</sup>	1	1	$\overline{RW}$

1. The most significant bit, b7, is sent first.
2. E2 is not connected to any external pin. It is however used to address the M24LR64E-R as described in [Section 3](#) and [Section 4](#).

Table 3. Address most significant byte

b15	b14	b13	b12	b11	b10	b9	b8
-----	-----	-----	-----	-----	-----	----	----

Table 4. Address least significant byte

b7	b6	b5	b4	b3	b2	b1	b0
----	----	----	----	----	----	----	----

### 3 User memory organization

The M24LR64E-R is divided into 64 sectors of 32 blocks of 32 bits, as shown in [Table 5](#). [Figure 6](#) shows the memory sector organization. Each sector can be individually read-and/or write-protected using a specific password command. Read and write operations are possible if the addressed data is not in a protected sector.

The M24LR64E-R also has a 64-bit block that is used to store the 64-bit unique identifier (UID). The UID is compliant with the ISO 15963 description, and its value is used during the anticollision sequence (Inventory). This block is not accessible by the user in RF device operation and its value is written by ST on the production line.

The M24LR64E-R includes an AFI register that stores the application family identifier, and a DSFID register that stores the data storage family identifier used in the anticollision algorithm.

The M24LR64E-R has four 32-bit blocks that store an I<sup>2</sup>C password plus three RF password codes.

**Figure 5. Circuit diagram**






Figure 6. Memory sector organization

Sector	Area	Sector security status
0	1 Kbit EEPROM sector	5 bits
1	1 Kbit EEPROM sector	5 bits
2	1 Kbit EEPROM sector	5 bits
3	1 Kbit EEPROM sector	5 bits
...		
60	1 Kbit EEPROM sector	5 bits
61	1 Kbit EEPROM sector	5 bits
62	1 Kbit EEPROM sector	5 bits
63	1 Kbit EEPROM sector	5 bits
	I <sup>2</sup> C password	System
	RF password 1	System
	RF password 2	System
	RF password 3	System
	8-bit DSFID	System
	8-bit AFI	System
	64-bit UID	System
	8-bit configuration	System
	16-bit I <sup>2</sup> C Write Lock_bit	System
	80-bit SSS	System

MS30763V1

**Sector details**

The M24LR64E-R user memory is divided into 64 sectors. Each sector contains 1024 bits. The protection scheme is described in [Section 4: System memory area](#).

In RF mode, a sector provides 32 blocks of 32 bits. Each read and write access is done by block. Read and write block accesses are controlled by a Sector Security Status byte that defines the access rights to the 32 blocks contained in the sector. If the sector is not protected, a Write command updates the complete 32 bits of the selected block.

In I<sup>2</sup>C mode, a sector provides 128 bytes that can be individually accessed in Read and Write modes. When protected by the corresponding I2C\_Write\_Lock bit, the entire sector is write-protected. To access the user memory, the device select code used for any I<sup>2</sup>C command must have the E2 Chip Enable address at 0.

Table 5. Sector details

Sector number	RF block address	I <sup>2</sup> C byte address	Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]
0	0	0	user	user	user	user
	1	4	user	user	user	user
	2	8	user	user	user	user
	3	12	user	user	user	user
	4	16	user	user	user	user
	5	20	user	user	user	user
	6	24	user	user	user	user
	7	28	user	user	user	user
	8	32	user	user	user	user
	9	36	user	user	user	user
	10	40	user	user	user	user
	11	44	user	user	user	user
	12	48	user	user	user	user
	13	52	user	user	user	user
	14	56	user	user	user	user
	15	60	user	user	user	user
	16	64	user	user	user	user
	17	68	user	user	user	user
	18	72	user	user	user	user
	19	76	user	user	user	user
	20	80	user	user	user	user
	21	84	user	user	user	user
	22	88	user	user	user	user
	23	92	user	user	user	user
	24	96	user	user	user	user
	25	100	user	user	user	user
	26	104	user	user	user	user
	27	108	user	user	user	user
	28	112	user	user	user	user
	29	116	user	user	user	user
	30	120	user	user	user	user
	31	124	user	user	user	user

Table 5. Sector details (continued)

Sector number	RF block address	I <sup>2</sup> C byte address	Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]
1	32	128	user	user	user	user
	33	132	user	user	user	user
	34	136	user	user	user	user
	35	140	user	user	user	user
	36	144	user	user	user	user
	37	148	user	user	user	user
	38	152	user	user	user	user
	39	156	user	user	user	user
	⋮	⋮	⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮	⋮	⋮	

Table 5. Sector details (continued)

Sector number	RF block address	I <sup>2</sup> C byte address	Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]
63	2016	8064	user	user	user	user
	2017	8068	user	user	user	user
	2018	8072	user	user	user	user
	2019	8076	user	user	user	user
	2020	8080	user	user	user	user
	2021	8084	user	user	user	user
	2022	8088	user	user	user	user
	2023	8092	user	user	user	user
	2024	8096	user	user	user	user
	2025	8100	user	user	user	user
	2026	8104	user	user	user	user
	2027	8108	user	user	user	user
	2028	8112	user	user	user	user
	2029	8116	user	user	user	user
	2030	8120	user	user	user	user
	2031	8124	user	user	user	user
	2032	8128	user	user	user	user
	2033	8132	user	user	user	user
	2034	8136	user	user	user	user
	2035	8140	user	user	user	user
	2036	8144	user	user	user	user
	2037	8148	user	user	user	user
	2038	8152	user	user	user	user
	2039	8156	user	user	user	user
	2040	8160	user	user	user	user
	2041	8164	user	user	user	user
	2042	8168	user	user	user	user
	2043	8172	user	user	user	user
	2044	8176	user	user	user	user
	2045	8180	user	user	user	user
	2046	8184	user	user	user	user
	2047	8188	user	user	user	user

## 4 System memory area

### 4.1 M24LR64E-R block security in RF mode

The M24LR64E-R provides a special protection mechanism based on passwords. In RF mode, each memory sector of the M24LR64E-R can be individually protected by one out of three available passwords, and each sector can also have Read/Write access conditions set.

Each memory sector of the M24LR64E-R is assigned with a Sector security status byte including a Sector Lock bit, two Password Control bits and two Read/Write protection bits, as shown in [Table 7](#).

[Table 6](#) describes the organization of the Sector security status byte, which can be read using the Read Single Block and Read Multiple Block commands with the Option\_flag set to 1.

On delivery, the default value of the SSS bytes is set to 00h.

**Table 6. Sector security status byte area**

I <sup>2</sup> C byte address		Bits [31:24]	Bits [23:16]	Bits [15:8]	Bits [7:0]
E2 = 1	0	SSS 3	SSS 2	SSS 1	SSS 0
E2 = 1	4	SSS 7	SSS 6	SSS 5	SSS 4
E2 = 1	8	SSS 11	SSS 10	SSS 9	SSS 8
E2 = 1	12	SSS 15	SSS 14	SSS 13	SSS 12
E2 = 1	16	SSS 19	SSS 18	SSS 17	SSS 16
E2 = 1	20	SSS 23	SSS 22	SSS 21	SSS 20
E2 = 1	24	SSS 27	SSS 26	SSS 25	SSS 24
E2 = 1	28	SSS 31	SSS 30	SSS 29	SSS 28
E2 = 1	32	SSS 35	SSS 34	SSS 33	SSS 32
E2 = 1	36	SSS 39	SSS 38	SSS 37	SSS 36
E2 = 1	40	SSS 43	SSS 42	SSS 41	SSS 40
E2 = 1	44	SSS 47	SSS 46	SSS 45	SSS 44
E2 = 1	48	SSS 51	SSS 50	SSS 49	SSS 48
E2 = 1	52	SSS 55	SSS 54	SSS 53	SSS 52
E2 = 1	56	SSS 59	SSS 58	SSS 57	SSS 56
E2 = 1	60	SSS 63	SSS 62	SSS 61	SSS 60

**Table 7. Sector security status byte organization**

b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
0	0	0	Password control bits		Read / Write protection bits		Sector Lock

When the Sector Lock bit is set to 1, for instance by issuing a Lock-sector command, the two Read/Write protection bits ( $b_1$ ,  $b_2$ ) are used to set the Read/Write access of the sector as described in [Table 8](#).

**Table 8. Read/Write protection bit setting**

Sector Lock	$b_2$ , $b_1$	Sector access when password presented		Sector access when password not presented	
		Read	Write	Read	Write
0	xx	Read	Write	Read	Write
1	00	Read	Write	Read	No Write
1	01	Read	Write	Read	Write
1	10	Read	Write	No Read	No Write
1	11	Read	No Write	No Read	No Write

The next two bits of the Sector security status byte ( $b_3$ ,  $b_4$ ) are the password control bits. The value of these two bits is used to link a password to the sector, as defined in [Table 9](#).

**Table 9. Password control bits**

$b_4$ , $b_3$	Password
00	The sector is not protected by a password.
01	The sector is protected by password 1.
10	The sector is protected by password 2.
11	The sector is protected by password 3.

The M24LR64E-R password protection is organized around a dedicated set of commands, plus a system area of three password blocks where the password values are stored. This system area is described in [Table 10](#).

**Table 10. Password system area**

Add	Password
1	Password 1
2	Password 2
3	Password 3

The dedicated commands for protection in RF mode are:

- **Write-sector password:**  
The Write-sector password command is used to write a 32-bit block into the password system area. This command must be used to update password values. After the write cycle, the new password value is automatically activated. It is possible to modify a password value after issuing a valid Present-sector password command. On delivery, the three default password values are set to 0000 0000h and are activated.
- **Lock-sector:**  
The Lock-sector command is used to set the sector security status byte of the selected sector. Bits  $b_4$  to  $b_1$  of the sector security status byte are affected by the Lock-sector