



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 512-Kbit, serial flash memory, 50 MHz SPI bus interface

### Features


- 512 Kbits of flash memory
- Page program (up to 256 bytes) in 1.4 ms (typical)
- Sector erase (256 Kbits) in 0.65 s (typical)
- Bulk erase (512 Kbits) in 0.85 s (typical)
- 2.3 to 3.6 V single supply voltage
- SPI bus compatible serial interface
- 50 MHz clock rate (maximum)
- Deep power-down mode 1  $\mu$ A (typical)
- Electronic signatures
  - JEDEC standard two-byte signature (2010h)
  - RES instruction, one-byte, signature (05h), for backward compatibility
- More than 100,000 erase/program cycles per sector
- More than 20 years data retention
- ECOPACK® packages available



SO8 (MN)  
150 mil width



VFQFPN8 (MP)  
(MLP8)



TSSOP8 (DW)



UFDFPN8 (MB)  
2 x 3 mm

# Contents

<b>1</b>	<b>Description</b> .....	<b>6</b>
<b>2</b>	<b>Signal descriptions</b> .....	<b>8</b>
2.1	Serial Data output (Q) .....	8
2.2	Serial Data input (D) .....	8
2.3	Serial Clock (C) .....	8
2.4	Chip Select ( $\overline{S}$ ) .....	8
2.5	Hold ( $\overline{HOLD}$ ) .....	8
2.6	Write Protect ( $\overline{W}$ ) .....	8
2.7	V <sub>CC</sub> supply voltage .....	9
2.8	V <sub>SS</sub> ground .....	9
<b>3</b>	<b>SPI modes</b> .....	<b>10</b>
<b>4</b>	<b>Operating features</b> .....	<b>12</b>
4.1	Page programming .....	12
4.2	Sector erase and bulk erase .....	12
4.3	Polling during a write, program or erase cycle .....	12
4.4	Active power, standby power and deep power-down modes .....	12
4.5	Status register .....	13
4.5.1	WIP bit .....	13
4.5.2	WEL bit .....	13
4.5.3	BP1, BP0 bits .....	13
4.5.4	SRWD bit .....	13
4.6	Protection modes .....	14
4.7	Hold condition .....	15
<b>5</b>	<b>Memory organization</b> .....	<b>16</b>
<b>6</b>	<b>Instructions</b> .....	<b>18</b>
6.1	Write enable (WREN) .....	19
6.2	Write disable (WRDI) .....	20
6.3	Read identification (RDID) .....	21

---

6.4	Read status register (RDSR) .....	22
6.4.1	WIP bit .....	22
6.4.2	WEL bit .....	22
6.4.3	BP1, BP0 bits .....	22
6.4.4	SRWD bit .....	22
6.5	Write status register (WRSR) .....	23
6.6	Read data bytes (READ) .....	26
6.7	Read data bytes at higher speed (FAST_READ) .....	27
6.8	Page program (PP) .....	28
6.9	Sector erase (SE) .....	30
6.10	Bulk erase (BE) .....	31
6.11	Deep power-down (DP) .....	32
6.12	Release from deep power-down and read electronic signature (RES) ..	33
<b>7</b>	<b>Power-up and power-down .....</b>	<b>35</b>
<b>8</b>	<b>Initial delivery state .....</b>	<b>36</b>
<b>9</b>	<b>Maximum ratings .....</b>	<b>37</b>
<b>10</b>	<b>DC and AC parameters .....</b>	<b>38</b>
<b>11</b>	<b>Package mechanical .....</b>	<b>45</b>
<b>12</b>	<b>Ordering information .....</b>	<b>49</b>
<b>13</b>	<b>Revision history .....</b>	<b>50</b>

## List of tables

Table 1.	Signal names . . . . .	6
Table 2.	Protected area sizes . . . . .	14
Table 3.	Memory organization . . . . .	16
Table 4.	Instruction set . . . . .	19
Table 5.	Read identification (RDID) data-out sequence . . . . .	21
Table 6.	Status register format . . . . .	22
Table 7.	Protection modes . . . . .	25
Table 8.	Power-up timing and VWI threshold . . . . .	36
Table 9.	Absolute maximum ratings . . . . .	37
Table 10.	Operating conditions . . . . .	38
Table 11.	AC measurement conditions . . . . .	38
Table 12.	Capacitance . . . . .	38
Table 13.	DC characteristics . . . . .	39
Table 14.	Instruction times . . . . .	39
Table 15.	AC characteristics (25 MHz operation) . . . . .	40
Table 16.	AC characteristics (40 MHz operation) . . . . .	41
Table 17.	AC characteristics (50 MHz operation) . . . . .	42
Table 18.	SO8N – 8 lead plastic small outline, 150 mils body width, package mechanical data . . . .	45
Table 19.	VFQFPN8 (MLP8) - 8 lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package mechanical data . . . . .	46
Table 20.	TSSOP8 – 8 lead thin shrink small outline, package mechanical data . . . . .	47
Table 21.	UFDFPN8 (MLP8) – 8 lead ultra thin fine pitch dual flat package no lead, 2 × 3 mm package mechanical data . . . . .	48
Table 22.	Ordering information scheme . . . . .	49
Table 23.	Document revision history . . . . .	50



## List of figures

Figure 1.	Logic diagram . . . . .	6
Figure 2.	SO, VFQFPN and TSSOP connections . . . . .	7
Figure 3.	Bus master and memory devices on the SPI bus . . . . .	10
Figure 4.	SPI modes supported . . . . .	11
Figure 5.	Hold condition activation . . . . .	15
Figure 6.	Block diagram . . . . .	17
Figure 7.	Write enable (WREN) instruction sequence . . . . .	19
Figure 8.	Write disable (WRDI) instruction sequence . . . . .	20
Figure 9.	Read identification (RDID) instruction sequence and data-out sequence . . . . .	21
Figure 10.	Read status register (RDSR) instruction sequence and data-out sequence . . . . .	23
Figure 11.	Write status register (WRSR) instruction sequence . . . . .	24
Figure 12.	Read data bytes (READ) instruction sequence and data-out sequence . . . . .	26
Figure 13.	Read data bytes at higher speed (FAST_READ) instruction sequence and data-out sequence . . . . .	27
Figure 14.	Page program (PP) instruction sequence . . . . .	29
Figure 15.	Sector erase (SE) instruction sequence . . . . .	30
Figure 16.	Bulk erase (BE) instruction sequence . . . . .	31
Figure 17.	Deep power-down (DP) instruction sequence . . . . .	32
Figure 18.	Release from deep power-down and read electronic signature (RES) instruction sequence and data-out sequence . . . . .	34
Figure 19.	Release from deep power-down (RES) instruction sequence . . . . .	34
Figure 20.	Power-up timing . . . . .	36
Figure 21.	AC measurement I/O waveform . . . . .	38
Figure 22.	Serial input timing . . . . .	43
Figure 23.	Write protect setup and hold timing during WRSR when SRWD =1. . . . .	43
Figure 24.	Hold timing . . . . .	44
Figure 25.	Output timing . . . . .	44
Figure 26.	SO8N – 8 lead plastic small outline, 150 mils body width, package outline . . . . .	45
Figure 27.	VFQFPN8 (MLP8) - 8 lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package outline . . . . .	46
Figure 28.	TSSOP8 – 8 lead thin shrink small outline, package outline . . . . .	47
Figure 29.	UFDFPN8 (MLP8) – 8 lead ultra thin fine pitch dual flat package no lead, 2 x 3 mm package outline . . . . .	48

# 1 Description


The M25P05-A is a 512-Kbit (64 Kbits ×8) serial flash memory, with advanced write protection mechanisms, accessed by a high speed SPI-compatible bus.

The memory can be programmed 1 to 256 bytes at a time, using the page program instruction.

The memory is organized as 2 sectors, each containing 128 pages. Each page is 256 bytes wide. Thus, the whole memory can be viewed as consisting of 256 pages, or 65,536 bytes.


The whole memory can be erased using the bulk erase instruction, or a sector at a time, using the sector erase instruction.

**Figure 1. Logic diagram**



**Table 1. Signal names**

Signal name	Function	Direction
C	Serial Clock	Input
D	Serial Data input	Input
Q	Serial Data output	Output
S-bar	Chip Select	Input
W-bar	Write Protect	Input
HOLD-bar	Hold	Input
V <sub>CC</sub>	Supply voltage	Supply
V <sub>SS</sub>	Ground	Supply

**Figure 2. SO, VFQFPN and TSSOP connections**

1. There is an exposed central pad on the underside of the VFQFPN package. This is pulled, internally, to V<sub>SS</sub>, and must not be allowed to be connected to any other voltage or signal line on the PCB.
2. See [Package mechanical](#) section for package dimensions, and how to identify pin-1.



## 2 Signal descriptions

### 2.1 Serial Data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

### 2.2 Serial Data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be programmed. Values are latched on the rising edge of Serial Clock (C).

### 2.3 Serial Clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data output (Q) changes after the falling edge of Serial Clock (C).

### 2.4 Chip Select ( $\overline{S}$ )

When this input signal is High, the device is deselected and Serial Data output (Q) is at high impedance. Unless an internal program, erase or write status register cycle is in progress, the device will be in the standby mode (this is not the deep power-down mode). Driving Chip Select (S) Low enables the device, placing it in the active power mode.

After power-up, a falling edge on Chip Select ( $\overline{S}$ ) is required prior to the start of any instruction.

### 2.5 Hold ( $\overline{HOLD}$ )

The Hold ( $\overline{HOLD}$ ) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data output (Q) is high impedance, and Serial Data input (D) and Serial Clock (C) are don't care.

To start the Hold condition, the device must be selected, with Chip Select ( $\overline{S}$ ) driven Low.

### 2.6 Write Protect ( $\overline{W}$ )

The main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase instructions (as specified by the values in the BP1 and BP0 bits of the status register).

## 2.7 $V_{CC}$ supply voltage

$V_{CC}$  is the supply voltage.

## 2.8 $V_{SS}$ ground

$V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.

### 3 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:


- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in *Figure 4*, is the clock polarity when the bus master is in standby mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

**Figure 3. Bus master and memory devices on the SPI bus**




1. The Write Protect ( $\overline{W}$ ) and Hold ( $\overline{HOLD}$ ) signals should be driven, High or Low as appropriate.

*Figure 3* shows an example of three devices connected to an MCU, on an SPI bus. Only one device is selected at a time, so only one device drives the Serial Data output (Q) line at a time, the other devices are high impedance. Resistors R (represented in *Figure 3*) ensure that the M25P05-A is not selected if the bus master leaves the  $\overline{S}$  line in the high impedance state. As the bus master may enter a state where all inputs/outputs are in high impedance at the same time (for example, when the bus master is reset), the clock line (C) must be connected to an external pull-down resistor so that, when all inputs/outputs become high impedance, the  $\overline{S}$  line is pulled High while the C line is pulled Low (thus ensuring that  $\overline{S}$  and C do not become High at the same time, and so, that the  $t_{SHCH}$  requirement is met). The typical value of R is 100 k $\Omega$ , assuming that the time constant  $R \cdot C_p$  ( $C_p$  = parasitic capacitance of the bus line) is shorter than the time during which the bus master leaves the SPI bus in high impedance.

**Example:**  $C_p = 50 \text{ pF}$ , that is  $R \cdot C_p = 5 \mu\text{s} \Leftrightarrow$  the application must ensure that the bus master never leaves the SPI bus in the high impedance state for a time period shorter than  $5 \mu\text{s}$ .

**Figure 4. SPI modes supported**



## 4 Operating features

### 4.1 Page programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a page program (PP) sequence, which consists of four bytes plus data. This is followed by the internal program cycle (of duration  $t_{PP}$ ).

To spread this overhead, the page program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory.

For optimized timings, it is recommended to use the page program (PP) instruction to program all consecutive targeted bytes in a single sequence versus using several page program (PP) sequences with each containing only a few bytes (see [Section 6.8: Page program \(PP\)](#) and [Table 14: Instruction times](#)).

### 4.2 Sector erase and bulk erase

The page program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved either a sector at a time, using the sector erase (SE) instruction, or throughout the entire memory, using the bulk erase (BE) instruction. This starts an internal erase cycle (of duration  $t_{SE}$  or  $t_{BE}$ ).

The erase instruction must be preceded by a write enable (WREN) instruction.

### 4.3 Polling during a write, program or erase cycle

A further improvement in the time to write status register (WRSR), program (PP) or erase (SE or BE) can be achieved by not waiting for the worst case delay ( $t_W$ ,  $t_{PP}$ ,  $t_{SE}$ , or  $t_{BE}$ ). The write in progress (WIP) bit is provided in the status register so that the application program can monitor its value, polling it to establish when the previous write cycle, program cycle or erase cycle is complete.

### 4.4 Active power, standby power and deep power-down modes

When Chip Select ( $\overline{CS}$ ) is Low, the device is selected, and in the active power mode.

When Chip Select ( $\overline{CS}$ ) is High, the device is deselected, but could remain in the active power mode until all internal cycles have completed (program, erase, write status register). The device then goes in to the standby power mode. The device consumption drops to  $I_{CC1}$ .

The deep power-down mode is entered when the specific instruction (the deep power-down (DP) instruction) is executed. The device consumption drops further to  $I_{CC2}$ . The device remains in this mode until another specific instruction (the release from deep power-down and read electronic signature (RES) instruction) is executed.

While in the deep power-down mode, the device ignores all write, program and erase instructions (see [Section 6.11: Deep power-down \(DP\)](#)). This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent write, program or erase instructions.

## 4.5 Status register

The status register contains a number of status and control bits, as shown in [Table 6](#), that can be read or set (as appropriate) by specific instructions.

### 4.5.1 WIP bit

The write in progress (WIP) bit indicates whether the memory is busy with a write status register, program or erase cycle.

### 4.5.2 WEL bit

The write enable latch (WEL) bit indicates the status of the internal write enable latch.

### 4.5.3 BP1, BP0 bits

The block protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against program and erase instructions.

### 4.5.4 SRWD bit

The status register write disable (SRWD) bit is operated in conjunction with the Write Protect ( $\overline{W}$ ) signal. The status register write disable (SRWD) bit and Write Protect ( $\overline{W}$ ) signal allow the device to be put in the hardware protected mode. In this mode, the non-volatile bits of the status register (SRWD, BP1, BP0) become read-only bits.



## 4.6 Protection modes

The environments where non-volatile memory devices are used can be very noisy. No SPI device can operate correctly in the presence of excessive noise. To help combat this, the M25P05-A features the following data protection mechanisms:

- Power on reset and an internal timer ( $t_{PUW}$ ) can provide protection against inadvertent changes while the power supply is outside the operating specification
- Program, erase and write status register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution
- All instructions that modify data must be preceded by a write enable (WREN) instruction to set the write enable latch (WEL) bit. This bit is returned to its reset state by the following events:
  - Power-up
  - Write disable (WRDI) instruction completion
  - Write status register (WRSR) instruction completion
  - Page program (PP) instruction completion
  - Sector erase (SE) instruction completion
  - Bulk erase (BE) instruction completion
- The block protect (BP1, BP0) bits allow part of the memory to be configured as read-only. This is the software protected mode (SPM)
- The Write Protect ( $\overline{W}$ ) signal, in co-operation with the status register write disable (SRWD) bit, allows the block protect (BP1, BP0) bits and status register write disable (SRWD) bit to be write-protected. This is the hardware protected mode (HPM)
- In addition to the low power consumption feature, the deep power-down mode offers extra software protection, as all write, program and erase instructions are ignored.

**Table 2. Protected area sizes**

Status Register content		Memory content	
BP1 bit	BP0 bit	Protected area	Unprotected area
0	0	none	All sectors (sectors 0 and 1)
0	1	No protection against page program (PP) and sector erase (SE) All sectors (sectors 0 and 1) protected against bulk erase (BE)	
1	0		
1	1	All sectors (sectors 0 and 1)	none

1. The device is ready to accept a bulk erase instruction if, and only if, both block protect (BP1, BP0) are 0.

## 4.7 Hold condition

The Hold ( $\overline{\text{HOLD}}$ ) signal is used to pause any serial communications with the device without resetting the clocking sequence. However, taking this signal Low does not terminate any write status register, program or erase cycle that is currently in progress.

To enter the hold condition, the device must be selected, with Chip Select ( $\overline{\text{S}}$ ) Low.

The hold condition starts on the falling edge of the Hold ( $\overline{\text{HOLD}}$ ) signal, provided that this coincides with Serial Clock (C) being Low (as shown in [Figure 5](#)).

The hold condition ends on the rising edge of the Hold ( $\overline{\text{HOLD}}$ ) signal, provided that this coincides with Serial Clock (C) being Low.


If the falling edge does not coincide with Serial Clock (C) being Low, the hold condition starts after Serial Clock (C) next goes Low. Similarly, if the rising edge does not coincide with Serial Clock (C) being Low, the hold condition ends after Serial Clock (C) next goes Low (this is shown in [Figure 5](#)).

During the hold condition, the Serial Data output (Q) is high impedance, and Serial Data input (D) and Serial Clock (C) are don't care.

Normally, the device is kept selected, with Chip Select ( $\overline{\text{S}}$ ) driven Low, for the whole duration of the hold condition. This is to ensure that the state of the internal logic remains unchanged from the moment of entering the hold condition.

If Chip Select ( $\overline{\text{S}}$ ) goes High while the device is in the hold condition, this has the effect of resetting the internal logic of the device. To restart communication with the device, it is necessary to drive Hold ( $\overline{\text{HOLD}}$ ) High, and then to drive Chip Select ( $\overline{\text{S}}$ ) Low. This prevents the device from going back to the hold condition.

**Figure 5. Hold condition activation**



## 5 Memory organization

The memory is organized as:


- 65,536 bytes (8 bits each)
- 2 sectors (256 Kbits, 32768 bytes each)
- 256 pages (256 bytes each).

Each page can be individually programmed (bits are programmed from 1 to 0). The device is sector or bulk erasable (bits are erased from 0 to 1) but not page erasable.

**Table 3. Memory organization**

Sector	Address range	
1	08000h	0FFFFh
0	00000h	07FFFh

Figure 6. Block diagram



## 6 Instructions

All instructions, addresses and data are shifted in and out of the device, most significant bit first.

Serial Data input (D) is sampled on the first rising edge of Serial Clock (C) after Chip Select ( $\overline{S}$ ) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data input (D), each bit being latched on the rising edges of Serial Clock (C).

The instruction set is listed in [Table 4](#).

Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select ( $\overline{S}$ ) must be driven High after the last bit of the instruction sequence has been shifted in.

In the case of a read data bytes (READ), read data bytes at higher speed (Fast\_Read), read identification (RDID), read status register (RDSR) or release from deep power-down, and read electronic signature (RES) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select ( $\overline{S}$ ) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a page program (PP), sector erase (SE), bulk erase (BE), write status register (WRSR), write enable (WREN), write disable (WRDI) or deep power-down (DP) instruction, Chip Select ( $\overline{S}$ ) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select ( $\overline{S}$ ) must be driven High when the number of clock pulses after Chip Select ( $\overline{S}$ ) being driven Low is an exact multiple of eight.

All attempts to access the memory array during a write status register cycle, program cycle or erase cycle are ignored, and the internal write status register cycle, program cycle or erase cycle continues unaffected.

**Table 4. Instruction set**

Instruction	Description	One-byte instruction code		Address bytes	Dummy bytes	Data bytes
WREN	Write enable	0000 0110	06h	0	0	0
WRDI	Write disable	0000 0100	04h	0	0	0
RDID <sup>(1)</sup>	Read identification	1001 1111	9Fh	0	0	1 to 3
RDSR	Read status register	0000 0101	05h	0	0	1 to ∞
WRSR	Write status register	0000 0001	01h	0	0	1
READ	Read data bytes	0000 0011	03h	3	0	1 to ∞
FAST_READ	Read data bytes at higher speed	0000 1011	0Bh	3	1	1 to ∞
PP	Page program	0000 0010	02h	3	0	1 to 256
SE	Sector erase	1101 1000	D8h	3	0	0
BE	Bulk erase	1100 0111	C7h	0	0	0
DP	Deep power-down	1011 1001	B9h	0	0	0
RES	Release from deep power-down, and read electronic signature	1010 1011	ABh	0	3	1 to ∞
	Release from deep power-down			0	0	0

1. The read identification (RDID) instruction is available only in products with process technology code X and Y (see application note AN1995).


## 6.1 Write enable (WREN)

The write enable (WREN) instruction (*Figure 7*) sets the write enable latch (WEL) bit.

The write enable latch (WEL) bit must be set prior to every page program (PP), sector erase (SE), bulk erase (BE) and write status register (WRSR) instruction.

The write enable (WREN) instruction is entered by driving Chip Select ( $\overline{CS}$ ) Low, sending the instruction code, and then driving Chip Select ( $\overline{CS}$ ) High.

**Figure 7. Write enable (WREN) instruction sequence**





## 6.2 Write disable (WRDI)


The write disable (WRDI) instruction (*Figure 8*) resets the write enable latch (WEL) bit.

The write disable (WRDI) instruction is entered by driving Chip Select ( $\overline{S}$ ) Low, sending the instruction code, and then driving Chip Select ( $\overline{S}$ ) High.

The write enable latch (WEL) bit is reset under the following conditions:

- Power-up
- Write disable (WRDI) instruction completion
- Write status register (WRSR) instruction completion
- Page program (PP) instruction completion
- Sector erase (SE) instruction completion
- Bulk erase (BE) instruction completion.

**Figure 8. Write disable (WRDI) instruction sequence**



### 6.3 Read identification (RDID)

The read identification (RDID) instruction is available in products with process technology code X and Y.

The read identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The manufacturer identification is assigned by JEDEC, and has the value 20h for Numonyx. The device identification is assigned by the device manufacturer, and indicates the memory type in the first byte (20h), and the memory capacity of the device in the second byte (10h).

Any read identification (RDID) instruction while an erase or program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.

The read identification (RDID) instruction should not be issued while the device is in deep power-down mode.

The device is first selected by driving Chip Select ( $\bar{S}$ ) Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data output (Q), each bit being shifted out during the falling edge of Serial Clock (C).

The instruction sequence is shown in [Figure 9](#).


The read identification (RDID) instruction is terminated by driving Chip Select ( $\bar{S}$ ) High at any time during data output.

When Chip Select ( $\bar{S}$ ) is driven High, the device is put in the standby power mode. Once in the standby power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

**Table 5. Read identification (RDID) data-out sequence**

Manufacturer identification	Device identification	
	Memory type	Memory capacity
20h	20h	10h


**Figure 9. Read identification (RDID) instruction sequence and data-out sequence**



## 6.4 Read status register (RDSR)

The read status register (RDSR) instruction allows the status register to be read. The status register may be read at any time, even while a program, erase or write status register cycle is in progress. When one of these cycles is in progress, it is recommended to check the write in progress (WIP) bit before sending a new instruction to the device. It is also possible to read the status register continuously, as shown in [Figure 10](#).

**Table 6. Status register format**



The status and control bits of the status register are as follows:

### 6.4.1 WIP bit

The write in progress (WIP) bit indicates whether the memory is busy with a write status register, program or erase cycle. When set to '1', such a cycle is in progress, when reset to '0' no such cycle is in progress.

### 6.4.2 WEL bit


The write enable latch (WEL) bit indicates the status of the internal write enable latch. When set to '1' the internal write enable latch is set, when set to '0' the internal write enable latch is reset and no write status register, program or erase instruction is accepted.

### 6.4.3 BP1, BP0 bits

The block protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against program and erase instructions. These bits are written with the write status register (WRSR) instruction. When one or both of the block protect (BP1, BP0) bits is set to '1', the relevant memory area (as defined in [Table 2](#)) becomes protected against page program (PP) and sector erase (SE) instructions. The block protect (BP1, BP0) bits can be written provided that the hardware protected mode has not been set. The bulk erase (BE) instruction is executed if, and only if, both block protect (BP1, BP0) bits are 0.

### 6.4.4 SRWD bit

The status register write disable (SRWD) bit is operated in conjunction with the Write Protect ( $\bar{W}$ ) signal. The status register write disable (SRWD) bit and write protect ( $\bar{W}$ ) signal allow the device to be put in the hardware protected mode (when the status register write disable (SRWD) bit is set to '1', and write protect ( $\bar{W}$ ) is driven Low). In this mode, the non-volatile bits of the status register (SRWD, BP1, BP0) become read-only bits and the write status register (WRSR) instruction is no longer accepted for execution.

**Figure 10. Read status register (RDSR) instruction sequence and data-out sequence**

## 6.5 Write status register (WRSR)

The write status register (WRSR) instruction allows new values to be written to the status register. Before it can be accepted, a write enable (WREN) instruction must previously have been executed. After the write enable (WREN) instruction has been decoded and executed, the device sets the write enable latch (WEL).

The write status register (WRSR) instruction is entered by driving Chip Select ( $\bar{S}$ ) Low, followed by the instruction code and the data byte on Serial Data input (D).

The instruction sequence is shown in [Figure 11](#).

The write status register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the status register. b6, b5 and b4 are always read as 0.

Chip Select ( $\bar{S}$ ) must be driven High after the eighth bit of the data byte has been latched in. If not, the write status register (WRSR) instruction is not executed. As soon as Chip Select ( $\bar{S}$ ) is driven High, the self-timed write status register cycle (whose duration is  $t_{W}$ ) is initiated. While the write status register cycle is in progress, the status register may still be read to check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during the self-timed write status register cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the write enable latch (WEL) is reset.

The write status register (WRSR) instruction allows the user to change the values of the block protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in [Table 2](#). The write status register (WRSR) instruction also allows the user to set or reset the status register write disable (SRWD) bit in accordance with the Write Protect ( $\bar{W}$ ) signal. The status register write disable (SRWD) bit and Write Protect ( $\bar{W}$ ) signal allow the device to be put in the hardware protected mode (HPM). The write status register (WRSR) instruction is not executed once the hardware protected mode (HPM) is entered.

The protection features of the device are summarized in [Table 7](#).

When the status register write disable (SRWD) bit of the status register is 0 (its initial delivery state), it is possible to write to the status register provided that the write enable latch (WEL) bit has previously been set by a write enable (WREN) instruction, regardless of the whether Write Protect ( $\bar{W}$ ) is driven High or Low.

When the status register write disable (SRWD) bit of the status register is set to '1', two cases need to be considered, depending on the state of Write Protect ( $\overline{W}$ ):

- If Write Protect ( $\overline{W}$ ) is driven High, it is possible to write to the status register provided that the write enable latch (WEL) bit has previously been set by a write enable (WREN) instruction
- If Write Protect ( $\overline{W}$ ) is driven Low, it is not possible to write to the status register even if the write enable latch (WEL) bit has previously been set by a write enable (WREN) instruction (attempts to write to the status register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the block protect (BP1, BP0) bits of the status register, are also hardware protected against data modification.

Regardless of the order of the two events, the hardware protected mode (HPM) can be entered:

- by setting the status register write disable (SRWD) bit after driving Write Protect ( $\overline{W}$ ) Low
- or by driving Write Protect ( $\overline{W}$ ) Low after setting the status register write disable (SRWD) bit.

The only way to exit the hardware protected mode (HPM) once entered is to pull Write Protect ( $\overline{W}$ ) High.

If Write Protect ( $\overline{W}$ ) is permanently tied High, the hardware protected mode (HPM) can never be activated, and only the software protected mode (SPM), using the block protect (BP1, BP0) bits of the status register, can be used.

**Figure 11. Write status register (WRSR) instruction sequence**




Table 7. Protection modes

$\bar{W}$ signal	SRWD bit	Mode	Write protection of the status register	Memory content	
				Protected area <sup>(1)</sup>	Unprotected area <sup>(1)</sup>
1	0	Software protected (SPM)	Status register is writable (if the WREN instruction has set the WEL bit). The values in the SRWD, BP1 and BP0 bits can be changed	Protected against page program, sector erase and bulk erase	Ready to accept page program and sector erase instructions
0	0				
1	1				
0	1	Hardware protected (HPM)	Status register is hardware write protected. The values in the SRWD BP1 and BP0 bits cannot be changed	Protected against page program, sector erase and bulk erase	Ready to accept page program and sector erase instructions

1. As defined by the values in the block protect (BP1, BP0) bits of the status register, as shown in [Table 2](#).