

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










1 Mbit, serial Flash memory, 50 MHz SPI bus interface

Features

- 1 Mbit of Flash memory
- Page Program (up to 256 bytes) in 1.4 ms (typical)
- Sector Erase (256 Kbit) in 0.65 s (typical)
- Bulk Erase (1 Mbit) in 1.7 s (typical)
- 2.3 to 3.6 V single supply voltage
- SPI bus compatible serial interface
- 50 MHz Clock rate (maximum)
- Deep Power-down mode 1 µA (typical)
- Electronic signatures
 - JEDEC standard two-byte signature (2011h)
 - RES instruction, one-byte signature (10h), for backward compatibility
- More than 20 years' data retention
- Packages
 - RoHS compliant



Contents M25P10-A

Contents

1	Des	cription	. 6
2	Sign	al descriptions	. 8
	2.1	Serial Data output (Q)	. 8
	2.2	Serial Data input (D)	. 8
	2.3	Serial Clock (C)	. 8
	2.4	Chip Select (S)	. 8
	2.5	Hold (HOLD)	. 8
	2.6	Write Protect (W)	. 8
3	SPI	modes	. 9
4	Ope	rating features	11
	4.1	Page Programming	.11
	4.2	Sector Erase and Bulk Erase	.11
	4.3	Polling during a Write, Program or Erase cycle	.11
	4.4	Active Power, Standby Power and Deep Power-down modes	.11
	4.5	Status Register	12
	4.6	Protection modes	12
	4.7	Hold condition	13
5	Mem	ory organization	15
6	Inst	uctions	16
	6.1	Write Enable (WREN)	17
	6.2	Write Disable (WRDI)	18
	6.3	Read Identification (RDID)	19
	6.4	Read Status Register (RDSR)	20
		6.4.1 WIP bit	. 20
		6.4.2 WEL bit	. 20
		6.4.3 BP1, BP0 bits	
		6.4.4 SRWD bit	
	6.5	Write Status Register (WRSR)	22

	6.6	Read Data Bytes (READ)
	6.7	Read Data Bytes at Higher Speed (FAST_READ)
	6.8	Page Program (PP)
	6.9	Sector Erase (SE)
	6.10	Bulk Erase (BE)
	6.11	Deep Power-down (DP)
	6.12	Release from Deep Power-down and Read Electronic Signature (RES) . 31
7	Powe	r-up and power-down33
8	Initial	delivery state
9	Maxir	num rating
10	DC ar	nd AC parameters
11	Packa	age mechanical
12	Part r	numbering48
13	Revis	ion history49

List of tables M25P10-A

List of tables

Table 1.	Signal names	6
Table 2.	Protected area sizes	13
Table 3.	Memory organization	15
Table 4.	Instruction set	17
Table 5.	Read identification (RDID) data-out sequence	19
Table 6.	Status Register format	20
Table 7.	Protection modes	23
Table 8.	Power-up timing and VWI threshold	34
Table 9.	Absolute maximum ratings	35
Table 10.	Operating conditions	36
Table 11.	Data retention and endurance	36
Table 12.	AC measurement conditions	36
Table 13.	Capacitance	
Table 14.	DC characteristics (device grade 6)	37
Table 15.	DC characteristics (device grade 3)	38
Table 16.	Instruction times (device grade 6)	38
Table 17.	Instruction times (device grade 3)	39
Table 18.	AC characteristics (25 MHz operation, device grade 6 or 3)	40
Table 19.	AC characteristics (40 MHz operation, device grade 6)	41
Table 20.	AC characteristics (50 MHz operation, device grade 6)	42
Table 21.	SO8 narrow – 8-lead plastic small outline, 150 mils body width,	
	package mechanical data	45
Table 22.	VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead,	
	package mechanical data	46
Table 23.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead,	
	2 x 3 mm package mechanical data47	
Table 24.	Ordering information scheme	48
Table 25.	Document revision history	49

M25P10-A List of figures

List of figures

Figure 1.	Logic diagram	6
Figure 2.	SO, VFQFPN and UFDFPN8 connections	7
Figure 3.	Bus master and memory devices on the SPI bus	9
Figure 4.	SPI modes supported	10
Figure 5.	Hold condition activation	14
Figure 6.	Block diagram	15
Figure 7.	Write Enable (WREN) instruction sequence	17
Figure 8.	Write Disable (WRDI) instruction sequence	
Figure 9.	Read Identification (RDID) instruction sequence and data-out sequence	19
Figure 10.	Read Status Register (RDSR) instruction sequence and data-out sequence	21
Figure 11.	Write Status Register (WRSR) instruction sequence	23
Figure 12.	Read Data Bytes (READ) instruction sequence and data-out sequence	24
Figure 13.	Read Data Bytes at Higher Speed (FAST_READ) instruction sequence	
	and data-out sequence	25
Figure 14.	Page Program (PP) instruction sequence	27
Figure 15.	Sector Erase (SE) instruction sequence	28
Figure 16.	Bulk Erase (BE) instruction sequence	29
Figure 17.	Deep Power-down (DP) instruction sequence	30
Figure 18.	Release from Deep Power-down and Read Electronic Signature (RES) instruction	
	sequence and data-out sequence	32
Figure 19.	Release from Deep Power-down (RES) instruction sequence	32
Figure 20.	Power-up timing	34
Figure 21.	AC measurement I/O waveform	36
Figure 22.	Serial input timing	
Figure 23.	Write Protect Setup and Hold timing during WRSR when SRWD=1	43
Figure 24.	Hold timing	44
Figure 25.	Output timing	44
Figure 26.	SO8 narrow – 8-lead plastic small outline, 150 mils body width, package outline	45
Figure 27.	VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead,	
	package outline	46
Figure 28.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead,	
2 x 3 mm n	ackage outline47	

Numonyx 5/51

Description M25P10-A

1 Description

The M25P10-A is a 1 Mbit (128 Kbit x 8) serial Flash memory, with advanced write protection mechanisms, accessed by a high speed SPI-compatible bus.

The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The memory is organized as 4 sectors, each containing 128 pages. Each page is 256 bytes wide. Thus, the whole memory can be viewed as consisting of 512 pages, or 131,072 bytes.

The whole memory can be erased using the Bulk Erase instruction, or a sector at a time, using the Sector Erase instruction.

Figure 1. Logic diagram





Table 1. Signal names

Signal name	Function	Direction
С	Serial Clock	Input
D	Serial Data input	Input
Q	Serial Data output	Output
s	Chip Select	Input
W	Write Protect	Input
HOLD	Hold	Input
V _{CC}	Supply voltage	
V _{SS}	Ground	

M25P10-A Description

Figure 2. SO, VFQFPN and UFDFPN8 connections



- There is an exposed die paddle on the underside of the MLP8 packages. This is pulled, internally, to V_{SS}, and must not be allowed to be connected to any other voltage or signal line on the PCB.
- 2. See Package mechanical section for package dimensions, and how to identify pin-1.

Signal descriptions M25P10-A

2 Signal descriptions

2.1 Serial Data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

2.2 Serial Data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be programmed. Values are latched on the rising edge of Serial Clock (C).

2.3 Serial Clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data output (Q) changes after the falling edge of Serial Clock (C).

2.4 Chip Select (\overline{S})

When this input signal is High, the device is deselected and Serial Data output (Q) is at high impedance. Unless an internal Program, Erase or Write Status Register cycle is in progress, the device will be in the Standby mode (this is not the Deep Power-down mode). Driving Chip Select (\overline{S}) Low selects the device, placing it in the Active Power mode.

After power-up, a falling edge on Chip Select (\overline{S}) is required prior to the start of any instruction.

2.5 Hold (HOLD)

The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data output (Q) is high impedance, and Serial Data input (D) and Serial Clock (C) are Don't care.

To start the Hold condition, the device must be selected, with Chip Select (\overline{S}) driven Low.

2.6 Write Protect (\overline{W})

The main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase instructions (as specified by the values in the BP1 and BP0 bits of the Status Register).

M25P10-A SPI modes

3 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:


- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in *Figure 4*, is the clock polarity when the bus master is in Standby mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

Figure 3. Bus master and memory devices on the SPI bus




1. The Write Protect (\overline{W}) and Hold (\overline{HOLD}) signals should be driven, High or Low as appropriate.

Figure 3 shows an example of three devices connected to an MCU, on an SPI bus. Only one device is selected at a time, so only one device drives the Serial Data output (Q) line at a time, the other devices are high impedance. Resistors R (represented in Figure 3) ensure that the M25P10-A is not selected if the Bus Master leaves the \overline{S} line in the high impedance state. As the Bus Master may enter a state where all inputs/outputs are in high impedance at the same time (for example, when the Bus Master is reset), the clock line (C) must be connected to an external pull-down resistor so that, when all inputs/outputs become high impedance, the \overline{S} line is pulled High while the C line is pulled Low (thus ensuring that \overline{S} and C do not become High at the same time, and so, that the t_{SHCH} requirement is met). The typical value of R is 100 kΩ, assuming that the time constant R*C_p (C_p = parasitic capacitance of the bus line) is shorter than the time during which the Bus Master leaves the SPI bus in high impedance.

SPI modes M25P10-A

Example: C_p = 50 pF, that is R*C $_p$ = 5 μs <=> the application must ensure that the Bus Master never leaves the SPI bus in the high impedance state for a time period shorter than 5 μs .

Figure 4. SPI modes supported



M25P10-A Operating features

4 Operating features

4.1 Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration t_{PP}).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory.

For optimized timings, it is recommended to use the Page Program (PP) instruction to program all consecutive targeted bytes in a single sequence versus using several Page Program (PP) sequences with each containing only a few bytes (see *Page Program (PP)* and *Table 16: Instruction times (device grade 6)*).

4.2 Sector Erase and Bulk Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved either a sector at a time, using the Sector Erase (SE) instruction, or throughout the entire memory, using the Bulk Erase (BE) instruction. This starts an internal Erase cycle (of duration t_{SE} or t_{BE}).

The Erase instruction must be preceded by a Write Enable (WREN) instruction.

4.3 Polling during a Write, Program or Erase cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE or BE) can be achieved by not waiting for the worst case delay (t_W , t_{PP} , t_{SE} , or t_{BE}). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

4.4 Active Power, Standby Power and Deep Power-down modes

When Chip Select (\overline{S}) is Low, the device is selected, and in the Active Power mode.

When Chip Select (\overline{S}) is High, the device is deselected, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes in to the Standby Power mode. The device consumption drops to I_{CC1} .

The Deep Power-down mode is entered when the specific instruction (the Deep Power-down (DP) instruction) is executed. The device consumption drops further to I_{CC2}. The device remains in this mode until another specific instruction (the Release from Deep Power-down and Read Electronic Signature (RES) instruction) is executed.

While in the Deep Power-down mode, the device ignores all write, program and erase instructions (see *Deep Power-down (DP)*). This can be used as an extra software protection

Operating features M25P10-A

mechanism, when the device is not in active use, to protect the device from inadvertent write, program or erase instructions.

4.5 Status Register

The Status Register contains a number of status and control bits, as shown in *Table 6*, that can be read or set (as appropriate) by specific instructions. For a detailed description of the Status Register bits, see *Section 6.4: Read Status Register (RDSR)*.

4.6 Protection modes

The environments where non-volatile memory devices are used can be very noisy. No SPI device can operate correctly in the presence of excessive noise. To help combat this, the M25P10-A features the following data protection mechanisms:

- Power On Reset and an internal timer (t_{PUW}) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Write Disable (WRDI) instruction completion
 - Write Status Register (WRSR) instruction completion
 - Page Program (PP) instruction completion
 - Sector Erase (SE) instruction completion
 - Bulk Erase (BE) instruction completion
- The Block Protect (BP1, BP0) bits allow part of the memory to be configured as readonly. This is the Software Protected mode (SPM).
- The Write Protect (W) signal, in co-operation with the Status Register Write Disable (SRWD) bit, allows the Block Protect (BP1, BP0) bits and Status Register Write Disable (SRWD) bit to be write-protected. This is the Hardware Protected mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection, as all write, program and erase instructions are ignored.

M25P10-A Operating features

Status Register content		Memory content		
BP1 BP0 bit bit		Protected area	Unprotected area	
0	0	none	All sectors ⁽¹⁾ (four sectors: 0, 1, 2 and 3)	
0	1	Upper quarter (sector 3) Lower three-quarters (three sectors: 0 three-quarters)		
1	0	Upper half (two sectors: 2 and 3)	Lower half (sectors 0 and 1)	
1	1	All sectors (four sectors: 0, 1, 2 and 3) none		

Table 2. Protected area sizes

4.7 Hold condition

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence. However, taking this signal Low does not terminate any Write Status Register, Program or Erase cycle that is currently in progress.

To enter the Hold condition, the device must be selected, with Chip Select (\overline{S}) Low.

The Hold condition starts on the falling edge of the Hold (HOLD) signal, provided that this coincides with Serial Clock (C) being Low (as shown in *Figure 5*).

The Hold condition ends on the rising edge of the Hold ($\overline{\text{HOLD}}$) signal, provided that this coincides with Serial Clock (C) being Low.

If the falling edge does not coincide with Serial Clock (C) being Low, the Hold condition starts after Serial Clock (C) next goes Low. Similarly, if the rising edge does not coincide with Serial Clock (C) being Low, the Hold condition ends after Serial Clock (C) next goes Low. (This is shown in *Figure 5*).

During the Hold condition, the Serial Data output (Q) is high impedance, and Serial Data input (D) and Serial Clock (C) are Don't care.


Normally, the device is kept selected, with Chip Select (\overline{S}) driven Low, for the whole duration of the Hold condition. This is to ensure that the state of the internal logic remains unchanged from the moment of entering the Hold condition.

If Chip Select (\overline{S}) goes High while the device is in the Hold condition, this has the effect of resetting the internal logic of the device. To restart communication with the device, it is necessary to drive Hold (\overline{HOLD}) High, and then to drive Chip Select (\overline{S}) Low. This prevents the device from going back to the Hold condition.

The device is ready to accept a Bulk Erase instruction if, and only if, both Block Protect (BP1, BP0) bits are 0.

Operating features M25P10-A

Figure 5. Hold condition activation



5 Memory organization

The memory is organized as:


- 131,072 bytes (8 bits each)
- 4 sectors (256 Kbits, 32768 bytes each)
- 512 pages (256 bytes each).

Each page can be individually programmed (bits are programmed from 1 to 0). The device is sector or bulk erasable (bits are erased from 0 to 1) but not page erasable.

Table 3. Memory organization

Sector	Address range		
3 18000h		1FFFFh	
2	10000h	17FFFh	
1	08000h	0FFFFh	
0	00000h	07FFFh	

Figure 6. Block diagram



N ∩umonyx 15/51

6 Instructions

All instructions, addresses and data are shifted in and out of the device, most significant bit first.

Serial Data input (D) is sampled on the first rising edge of Serial Clock (C) after Chip Select (S) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data input (D), each bit being latched on the rising edges of Serial Clock (C).

The instruction set is listed in *Table 4*.

Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (S) must be driven High after the last bit of the instruction sequence has been shifted in.

In the case of a Read Data Bytes (READ), Read Data Bytes at higher speed (FAST_READ), Read Identification (RDID), Read Status Register (RDSR) or Release from Deep Powerdown, and Read Electronic Signature (RES) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (S) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Sector Erase (SE), Bulk Erase (BE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (S) must be driven High exactly at a byte_boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (S) must driven High when the number of clock pulses after Chip Select (S) being driven Low is an exact multiple of eight.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.

Table 4. Instruction set

Instruction	Description	One-byte instruction code		Address bytes	Dummy bytes	Data bytes
WREN	Write Enable	0000 0110	06h	0	0	0
WRDI	Write Disable	0000 0100	04h	0	0	0
RDID ⁽¹⁾	Read Identification	1001 1111	9Fh	0	0	1 to 3
RDSR	Read Status Register	0000 0101	05h	0	0	1 to ∞
WRSR	Write Status Register	0000 0001	01h	0	0	1
READ	Read Data Bytes	0000 0011	03h	3	0	1 to ∞
FAST_READ	Read Data Bytes at Higher Speed	0000 1011	0Bh	3	1	1 to ∞
PP	Page Program	0000 0010	02h	3	0	1 to 256
SE	Sector Erase	1101 1000	D8h	3	0	0
BE	Bulk Erase	1100 0111	C7h	0	0	0
DP	Deep Power-down	1011 1001	B9h	0	0	0
RES	Release from Deep Power- down, and Read Electronic Signature	1010 1011	ABh	0	3	1 to ∞
	Release from Deep Power-down	, , , , , , , , , , , , , , , , , , , ,		0	0	0

The Read Identification (RDID) instruction is available in products with process technology code X and Y (see application note AN1995).


6.1 Write Enable (WREN)

The Write Enable (WREN) instruction (Figure 7) sets the Write Enable Latch (WEL) bit.

The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Bulk Erase (BE) and Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving Chip Select (\overline{S}) Low, sending the instruction code, and then driving Chip Select (\overline{S}) High.

Figure 7. Write Enable (WREN) instruction sequence



6.2 Write Disable (WRDI)


The Write Disable (WRDI) instruction (Figure 8) resets the Write Enable Latch (WEL) bit.

The Write Disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the instruction code, and then driving Chip Select (S) High.

The Write Enable Latch (WEL) bit is reset under the following conditions:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Sector Erase (SE) instruction completion
- Bulk Erase (BE) instruction completion

Figure 8. Write Disable (WRDI) instruction sequence



6.3 Read Identification (RDID)

The Read Identification (RDID) instruction is available in products with process technology code X and Y.

The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The manufacturer identification is assigned by JEDEC, and has the value 20h for Numonyx. The device identification is assigned by the device manufacturer, and indicates the memory type in the first byte (20h), and the memory capacity of the device in the second byte (11h).

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.

The Read Identification (RDID) instruction should not be issued while the device is in Deep Power-down mode.

The device is first selected by driving Chip Select (\overline{S}) Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data output (Q), each bit being shifted out during the falling edge of Serial Clock (C).

The instruction sequence is shown in *Figure 9*.


The Read Identification (RDID) instruction is terminated by driving Chip Select (\overline{S}) High at any time during data output.

When Chip Select (\overline{S}) is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Table 5. Read identification (RDID) data-out sequence

Manufacturer identification	Device identification		
wandiacturer identification	Memory type	Memory capacity	
20h	20h	11h	






6.4 Read Status Register (RDSR)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in *Figure 10*.

Table 6. Status Register format



The status and control bits of the Status Register are as follows:

6.4.1 WIP bit

The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to '1', such a cycle is in progress, when reset to '0' no such cycle is in progress.

6.4.2 WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to '1' the internal Write Enable Latch is set, when set to '0' the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

6.4.3 BP1, BP0 bits


The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against program and erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to '1', the relevant memory area (as defined in *Table 2*) becomes protected against Page Program (PP) and Sector Erase (SE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Bulk Erase (BE) instruction is executed if, and only if, both Block Protect (BP1, BP0) bits are 0.

6.4.4 SRWD bit

The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to '1', and Write Protect (W) is driven Low). In this mode, the

non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

Figure 10. Read Status Register (RDSR) instruction sequence and data-out sequence



6.5 Write Status Register (WRSR)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (\overline{S}) Low, followed by the instruction code and the data byte on Serial Data input (D).

The instruction sequence is shown in Figure 11.

The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the Status Register. b6, b5 and b4 are always read as 0.

Chip Select (\overline{S}) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (\overline{S}) is driven High, the self-timed Write Status Register cycle (whose duration is t_W) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in *Table 2*. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to be put in the Hardware Protected mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected mode (HPM) is entered.

The protection features of the device are summarized in *Table 7*.

When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of the whether Write Protect (W) is driven High or Low.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to '1', two cases need to be considered, depending on the state of Write Protect (W):

- If Write Protect (W) is driven High, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction
- If Write Protect (W) is driven Low, it is not possible to write to the Status Register *even* if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction. (Attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP1, BP0) bits of the Status Register, are also hardware protected against data modification.

Regardless of the order of the two events, the Hardware Protected mode (HPM) can be entered:

- by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (W) Low
- or by driving Write Protect (\overline{W}) Low after setting the Status Register Write Disable (SRWD) bit.

The only way to exit the Hardware Protected mode (HPM) once entered is to pull Write Protect (W) High.

If Write Protect (\overline{W}) is permanently tied High, the Hardware Protected mode (HPM) can never be activated, and only the Software Protected mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used.

Figure 11. Write Status Register (WRSR) instruction sequence




Table 7. Protection modes

$\overline{\mathbf{w}}$	SRWD		Write protection of the Status Register	Memory content		
signal	bit	Mode		Protected area ⁽¹⁾	Unprotected area ⁽¹⁾	
1	0		Status Register is writable (if	Protected against Page Program, Sector Erase and Bulk Erase	Ready to accept Page Program and Sector Erase instructions	
0	0	Software protected				
1	1	(SPM)	The values in the SRWD, BP1 and BP0 bits can be changed			
0	1	Hardware protected (HPM)	Status Register is hardware write protected The values in the SRWD, BP1 and BP0 bits cannot be changed	Protected against Page Program, Sector Erase and Bulk Erase	Ready to accept Page Program and Sector Erase instructions	

^{1.} As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in Table 2.

6.6 Read Data Bytes (READ)

The device is first selected by driving Chip Select (\overline{S}) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that address, is shifted out on Serial Data output (Q), each bit being shifted out, at a maximum frequency f_R , during the falling edge of Serial Clock (C).

The instruction sequence is shown in Figure 12.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (\overline{S}) High. Chip Select (\overline{S}) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 12. Read Data Bytes (READ) instruction sequence and data-out sequence

Address bits A23 to A17 are Don't care.

6.7 Read Data Bytes at Higher Speed (FAST_READ)


The device is first selected by driving Chip Select $\overline{(S)}$ Low. The instruction code for the Read Data Bytes at Higher Speed (FAST_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (C). Then the memory contents, at that address, is shifted out on Serial Data output (Q), each bit being shifted out, at a maximum frequency f_C , during the falling edge of Serial Clock (C).

The instruction sequence is shown in Figure 13.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes at Higher Speed (FAST_READ) instruction is terminated by driving Chip Select (S) High. Chip Select (S) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 13. Read Data Bytes at Higher Speed (FAST_READ) instruction sequence and data-out sequence



1. Address bits A23 to A17 are Don't care.