imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Parallel NOR Flash Embedded Memory

M29W160ET, M29W160EB

Features

- Supply voltage
- V_{CC} = 2.7–3.6V (program, erase, read)
- Access times
- 70, 90ns
- Program time
 - 10µs per byte/word (TYP)
- Memory organization
 - 3 parameter and 31 main blocks
 - 1 boot block (top or bottom location)
- Program/erase controller
 - Embedded byte/word program algorithms
- Erase suspend and resume capability
- Read or program another block during an ERASE SUSPEND operation
- UNLOCK BYPASS PROGRAM COMMAND
- Fast buffered/batch programming
- Temporary block unprotect mode

- Common Flash interface
 64-bit security code
- Low power consumption: Standby and automatic mode
- 100,000 PROGRAM/ERASE cycles per block
- Electronic signature
 - Manufacturer code: 0020h
 - Top device code M29W160ET: 22C4h
 - Bottom device code M29W160EB: 2249h
- Packages
 - 48-pin TSOP (N) 12mm x 20mm
 - 48-ball TFBGA (ZA) 6mm x 8mm
 - 64-ball FBGA (ZS) 11mm x 13mm
- Automotive grade parts available



Part Numbering Information

Devices are shipped from the factory with memory content bits erased to 1. For available options, such as packages or speed, or for further information, contact your Micron sales representative. Part numbers can be verified at www.micron.com. Feature and specification comparison by device type is available at www.micron.com/products. Contact the factory for devices not found.

Part Number Category	Category Details	Notes
Device Type	M29 = Parallel Flash memory	
Operating Voltage	W = 2.7 to 3.6V	
Device function	160E = 16Mb memory array	
Configuration	T = Top boot B = Bottom boot	
Speed	7A = 70ns	1
	70 = 70 ns	2
	80 = 80ns	3
	90 = 90ns	4
Package	N = 48-pin TSOP, 12mm x 20mm	
	ZA = 48-ball TFBGA, 6mm x 8mm, 0.80mm pitch	
	ZS = 64-ball Fortified BGA, 11mm x 13mm, 1mm pitch	
Temperature Range	6 = -40° to 85°C	
	3 = -40°C to 125°C	
Voltage Extension	Blank = Standard option	
	$S = V_{CC,min}$ extension to 2.5V of V_{CC} and available only with 80ns speed class option	
Shipping Options	Blank = Standard packing	
	T = Tape and reel packing	
	E = RoHS-compliant package, standard packing	
	F = RoHS-compliant package, tape and reel packing	

Notes: 1. Device speed in conjunction with temperature range = 6 to denote automotive grade (-40° to 85°C) parts.
 2. Device speed in conjunction with temperature range = 6 to denote industrial grade (-40° to 85°C) parts, or

in conjunction with temperature range = 3 to denote automotive grade (-40° to 125°C) parts.

3. Access time, automotive device, in conjunction with temperature range = 3 and voltage extension = S.

4. Device speed in conjunction with temperature range = 6 to denote industrial grade (-40° to 85°C) parts.



Contents

General Description	
Signal Assignments	
Signal Descriptions	11
Memory Organization	13
Memory Configuration	
Memory Map, x8 – 16Mb Density	13
Memory Map, x16 – 16Mb Density	14
Bus Operations	15
Read	15
Write	
Standby and Automatic Standby	15
Output Disable	16
Commands	16
READ Operations	17
READ/RESET Command	17
READ CFI Command	
AUTO SELECT Operations	18
AUTO SELECT Command	18
Read Device ID	18
Block and Chip Protection	19
BLOCK PROTECT Command	19
Block Protection Using Programmer Equipment	20
In-System Block Protection	22
BYPASS Operations	24
UNLOCK BYPASS Command	24
UNLOCK BYPASS RESET Command	24
PROGRAM Operations	24
PROGRAM Command	24
UNLOCK BYPASS PROGRAM Command	24
ERASE Operations	25
CHIP ERASE Command	25
BLOCK ERASE Command	25
ERASE SUSPEND Command	26
ERASE RESUME Command	
Status Register	27
Data Polling Bit (DQ7)	27
Toggle Bit (DQ6)	27
Error Bit (DQ5)	27
Erase Timer Bit (DQ3)	28
Alternative Toggle Bit (DQ2)	28
Absolute Ratings and Operating Conditions	31
DC Characteristics	
Read AC Characteristics	34
Write AC Characteristics	
Program/Erase Characteristics	40
Reset Characteristics	
Package Dimensions	
Revision History	
Rev. B – 06/13	
Rev. A – 07/12	



List of Figures

Figure 1:	Logic Diagram	. 7
Figure 2:	48-Pin TSOP 160ET/B	. 8
Figure 3:	48-Ball TFBGA 160ET/B	. 9
Figure 4:	64-Ball FBGA 160ET/B	10
Figure 5:	Block Protect Flowchart – Programmer Equipment	20
Figure 6:	Chip Unprotect Flowchart – Programmer Equipment	21
Figure 7:	Block Protect Flowchart – In-System Equipment	22
Figure 8:	Chip Protection Flowchart – In-System Equipment	23
	Data Polling Flowchart	
Figure 10	: Data Toggle Flowchart	30
	: AC Measurement Load Circuit	
Figure 12:	: AC Measurement I/O Waveform	32
Figure 13	: Random AC Timing	35
	: WE#-Controlled AC Timing	
Figure 15	: CE#-Controlled AC Timing	39
Figure 16	: Reset/Block Temporary Unprotect AC Waveforms	41
	: 48-Pin TSOP – 12mm x 20mm	
	: 48-Ball TFBGA – 6mm x 8mm	
Figure 19	: 64-Ball FBGA – 11mm x 13mm	44



List of Tables

Table 1: Part Number Information	2
Table 2: Signal Names	7
Table 3: Signal Descriptions	. 11
Table 4: x8 Top Boot, Blocks [34:0]	. 13
Table 5: x8 Bottom Boot, Blocks [34:0]	. 13
Table 6: x16 Top Boot, Blocks [34:0]	. 14
Table 7: x16 Bottom Boot, Blocks [34:0]	. 14
Table 8: Bus Operations	
Table 9: Commands – 16-Bit Mode (BYTE# = V_{IL})	
Table 10: Commands – 8-Bit Mode (BYTE# = V_{IL})	
Table 11: Read Electronic Signature	
Table 12: Block and Chip Protection Signal Settings	. 19
Table 13: Status Register Bits	. 28
Table 14: Absolute Maximum/Minimum Ratings	. 31
Table 15: Operating Conditions	
Table 16: Input/Output Capacitance	
Table 17: DC Current Characteristics	. 33
Table 18: DC Voltage Characteristics	
Table 19: Read AC Characteristics	
Table 20: WE#-Controlled Write AC Characteristics	
Table 21: CE#-Controlled Write AC Characteristics	. 38
Table 22: Program/Erase Times and Endurance Cycles	. 40
Table 23: Reset/Block Temporary Unprotect AC Characteristics	. 41



General Description

The M29W160ET/B (2Mb x8 or 1Mb x16) is a nonvolatile device that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (2.7–3.6V) supply. On power-up the memory defaults to read mode where it can be read in the same way as a ROM or EPROM.

The device is divided into blocks that can be erased independently to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental PROGRAM or ERASE commands from modifying the memory. PROGRAM and ERASE commands are written to the command interface of the memory. An on-chip program/erase controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents.

The end of a PROGRAM or ERASE operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

The blocks in the memory are asymmetrically arranged. The first or last 64KB have been divided into four additional blocks. The 16KB boot block can be used for a small initialization code to start the microprocessor, the two 8 KB parameter blocks can be used for parameter storage, and the remaining 32KB is a small main block where the application may be stored.

CE#, OE#, and WE# signals control the bus operation. They enable simple connection to most microprocessors, often without additional logic.

The device supplied with all the bits erased (set to 1).



Figure 1: Logic Diagram





Table 2: Signal Names

Name	Description	Туре
A[19:0]	Address inputs	Input
CE#	Chip enable	Input
OE#	Output enable	Input
WE#	Write enable	Input
BYTE#	Byte/word organization select	Input
RST#	Reset/block temporary unprotect	Input
DQ[7:0]	Data I/O	I/O
DQ[14:8]	Data I/O	I/O
DQ15/A-1	Data I/O or address input	I/O
RY/BY#	Ready/busy output	Output
V _{cc}	Core power supply	Supply
V _{SS}	Ground	Supply
NC	Not connected internally –	



Signal Assignments


Figure 2: 48-Pin TSOP 160ET/B



Note: 1. RFU = reserved for future use.




Figure 3: 48-Ball TFBGA 160ET/B



Note: 1. RFU = reserved for future use.



Figure 4: 64-Ball FBGA 160ET/B



Note: 1. RFU = reserved for future use.



Signal Descriptions

The table below is a comprehensive list of signals for this device family. All signals listed may not be supported on this device. See Signal Assignments for information specific to this device.

Table 3: Signal Descriptions

Name	Туре	Description	
A[MAX:0]	Input	Address: Selects the cells in the memory array to access during READ operations. During WRITE operations, controls the commands sent to the command interface of the program/ erase controller.	
CE#	Input	Chip enable: Activates the memory, enabling READ and WRITE operations. When CE# is HIGH, all other pins are ignored.	
OE#	Input	Output enable: Controls the bus READ operation of the memory.	
WE#	Input	Write enable: Controls the bus WRITE operation of the command interface.	
BYTE#	Input	Byte/word organization select: Switches between x8 and x16 bus modes. When BYTE# is LOW, the device is in x8 mode; when HIGH, the device is in x16 mode.	
RST#	Input	Reset/block temporary unprotect: Applies a hardware reset to the memory or temporarily removes protection from all blocks that have been protected. A hardware reset is achieved by holding RST# LOW for at least ^t PLPX. When RST# goes HIGH, the memory is ready for READ and WRITE operations after ^t PHEL or ^t RHEL, whichever occurs last. Holding RST# at V _{ID} temporarily unprotects the protected blocks so that PROGRAM and ERASE operations are possible on all blocks. The transition from HIGH to V _{ID} must be slower	
DQ[7:0]	I/O	than ^t PHPHH. Data I/O: Outputs the data stored at the selected address during READ operations. During WRITE operations, represents the commands sent to the command interface of the program/ erase controller.	
DQ[14:8]	I/O	Data I/O: Outputs data stored at the selected address during a READ operation when BYTE# is HIGH. When BYTE# is LOW, these pins are not used and are High-Z. During a WRITE operation, the command register does not use these bits. When reading the status register, these bits should be ignored.	
DQ15/A-1	1/0	Data I/O or address input: When BYTE# is HIGH, this pin behaves as a data I/O pin, DQ[14:8]. When BYTE# is LOW, this pin behaves as an address pin; DQ15/A-1 LOW selects the LSB of the word on the other addresses, DQ15/A-1 HIGH selects the MSB. Throughout the text, consider references to data I/O to include this pin when BYTE# is HIGH and consider references to address inputs to include this pin when BYTE# is LOW, except when stated explicit ly otherwise.	
RY/BY#	Output	Ready/busy: Open-drain output that can be used to identify when the device can be read. RY/BY# is High-Z during read, auto select, and erase suspend modes. After a hardware reset, a READ or WRITE operation cannot begin until RY/BY# becomes High-Z. During a PROGRAM or ERASE operation, RY/BY# is LOW and remains LOW during READ/ RESET commands or hardware resets until the memory is ready to enter read mode. The use of an open-drain output enables the RY/BY# pins from several memory devices to be connected to a single pull-up resistor. A LOW indicates that one or more of the devices is busy.	



Table 3: Signal Descriptions (Continued)

Name	Туре	Description	
V _{cc}	Supply	Supply voltage: Provides the power supply for device operations. The command interface is disabled when $V_{CC} \ll V_{LKO}$. This prevents a WRITE operation from accidentally damaging the data during power-up, power-down, and power surges. If the program/erase controller is programming or erasing during this time, the operation aborts, and the contents being altered will be invalid. See Note 1.	
V _{SS}	Supply	Ground: All V _{SS} pins must be connected to the system ground.	
RFU	-	Reserved for future use: RFUs should be not connected.	

Note: 1. A 0.1μ F capacitor should be connected between V_{CC} and V_{SS} to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during PROGRAM and ERASE operations.



Memory Organization

Memory Configuration

The main memory array is divided into 64KB blocks.

The blocks in the memory are asymmetrically arranged. The first or last 64KB of memory has been divided into four additional blocks. The 16KB boot block can be used for small initialization code to start the microprocessor, the two 8KB parameter blocks can be used for parameter storage and the remaining 32KB small main block can be used for application storage.

Memory Map, x8 – 16Mb Density

Table 4: x8 Top Boot, Blocks [34:0]

		Address Range	
Block	Block Size	Start	End
34	16KB	001F C000	001F FFFF
33	8KB	001F A000	001F BFFF
32	8KB	001F 8000	001F 9FFF
31	32KB	001F 0000	001F 7FFF
30	64KB	001E 0000	001E FFFF
:	:	:	:
2	64KB	0002 0000	0002 FFFF
1	64KB	0001 0000	0001 FFFF
0	64KB	0000 0000	0000 FFFF

Table 5: x8 Bottom Boot, Blocks [34:0]

		Address Range		
Block	Block Size	Start	End	
34	64KB	001F 0000	001F FFFF	
33	64KB	001E 0000	001E FFFF	
32	64KB	001D 0000	001D FFFF	
:	:	:	:	
4	64KB	0001 0000	0001 FFFF	
3	32KB	0000 8000	0000 FFFF	
2	8KB	0000 6000	0000 7FFF	
1	8KB	0000 4000	0000 5FFF	
0	16KB	0000 0000	0000 3FFF	



Memory Map, x16 – 16Mb Density

Table 6: x16 Top Boot, Blocks [34:0]

		Address Range	
Block	Block Size	Start	End
34	8KW	000F E000	000F FFFF
33	4KW	000F D000	000F DFFF
32	4KW	000F C000	000F CFFF
31	16KW	000F 8000	000F BFFF
30	32KW	001E 0000	001E FFFF
÷	:	÷	:
2	32KW	0001 0000	0001 7FFF
1	32KW	0008 0000	0000 FFFF
0	32KW	0000 0000	0000 7FFF

Table 7: x16 Bottom Boot, Blocks [34:0]

		Address Range	
Block	Block Size	Start	End
34	32KW	000F 8000	000F FFFF
33	32KW	000F 0000	000F 7FFF
32	32KW	000E 8000	000E FFFF
:	:	:	:
4	32KW	0000 8000	0000 FFFF
3	16KW	0000 4000	0000 7FFF
2	4KW	0000 3000	0000 3FFF
1	4KW	0000 2000	0000 2FFF
0	8KW	0000 0000	0000 1FFF



Bus Operations

Table 8: Bus Operations

Notes 1 and 2 apply to entire table

				8-1	Bit Mode	16-Bit Mode				
Operation	CE#	OE#	WE#	A[MAX:0], DQ15/A-1	DQ[14:8]	DQ[7:0]	A[MAX:0]	DQ15/A-1, DQ[14:0]		
READ	L	L	Н	Cell address	High-Z	Data output	Cell address	Data output		
WRITE	L	Н	L	Command address	High-Z	Data input ⁴	Command address	Data input ⁴		
STANDBY	Н	Х	Х	Х	High-Z	High-Z	Х	High-Z		
OUTPUT DISABLE	Х	Н	Н	Х	High-Z	High-Z	Х	High-Z		

Notes: 1. Typical glitches of less than 5ns on CE# and WE# are ignored by the device and do not affect bus operations.

- 2. H = Logic level HIGH (V_{IH}); L = Logic level LOW (V_{IL}); X = HIGH or LOW.
- 3. If WP# is LOW, the highest or lowest block remains protected, depending on the line item.
- 4. Data input is required when issuing a command sequence or performing data polling or block protection.

Read

Bus READ operations read from the memory cells, registers, or CFI space. A valid READ operation requires setting the appropriate address on the address inputs, taking CE# and OE# LOW and holding WE# HIGH. Data I/O signals output the value.

Write

Bus WRITE operations write to the command interface. A valid WRITE operation requires setting the appropriate address on the address inputs. These are latched by the command interface on the falling edge of CE# or WE#, whichever occurs last. Values on data I/O signals are latched by the command interface on the rising edge of CE# or WE#, whichever occurs first. OE# must remain HIGH during the entire operation.

Standby and Automatic Standby

When the device is in read mode, driving CE# HIGH places the device in standby mode and drives data I/Os to High-Z. Supply current is reduced to standby (I_{CC2}), by holding CE# within $V_{CC} \pm 0.2V$.

During PROGRAM or ERASE operations, the device continues to use the program/erase supply current (I_{CC3}) until the operation completes.

Automatic standby enables low power consumption during read mode. When CMOS levels ($V_{CC} \pm 0.2 V$) drive the bus, and following a READ operation and a period of inactivity specified in DC Characteristics, the memory enters automatic standby as internal supply current is reduced to I_{CC2} . Data I/O signals still output data if a READ operation is in progress.



Output Disable

Data I/Os are High-Z when OE# is HIGH.

Commands

All bus WRITE operations to the memory are interpreted by the command interface. Commands consist of one or more sequential bus WRITE operations. Failure to observe a valid sequence of bus WRITE operations will result in the memory returning to read mode. The long command sequences are imposed to maximize data security.

The address used for the commands changes, depending on whether the memory is in 16-bit or 8-bit mode. See the x8 and x16 command tables, depending on the configuration that is being used, for a summary of the commands.

Table 9: Commands – 16-Bit Mode (BYTE# = VIL)

			Bus WRITE Operations										
			1st		2nd		3rd		4th		5th		th
Command	Length	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
READ/RESET	1	Х	F0										
	3	555	AA	2AA	55	Х	F0						
AUTO SELECT	3	555	AA	2AA	55	555	90						
PROGRAM	4	555	AA	2AA	55	555	A0	PA	PD				
UNLOCK BY- PASS	3	555	AA	2AA	55	555	20						
UNLOCK BY- PASS PRO- GRAM	2	х	A0	PA	PD								
UNLOCK BY- PASS RESET	2	Х	90	Х	00								
CHIP ERASE	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
BLOCK ERASE	6+	555	AA	2AA	55	555	80	555	AA	2AA	55	BA	30
ERASE SUS- PEND	1	Х	B0										
ERASE RESUME	1	Х	30										
READ CFI QUERY	1	55	98										

Note: 1. X = " Don't Care;" PA = Program address; PD = Program data; BA = Any address in the block. All values in the table are in hexadecimal. The command interface only uses A-1, A0–A10, and DQ0–DQ7 to verify the commands; A11–A20, DQ8–DQ14, and DQ15 are "Don't Care." DQ15A-1 is A-1 when BYTE# is V_{IL} or DQ15 when BYTE# is V_{IH}.



			Bus WRITE Operations										
		1st		2nd		3rd		4th		5th		6th	
Command	Length	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
READ/RESET	1	Х	F0										
	3	AAA	AA	555	55	Х	F0						
AUTO SELECT	3	AAA	AA	555	55	AAA	90						
PROGRAM	4	AAA	AA	555	55	AAA	A0	PA	PD				
UNLOCK BY- PASS	3	AAA	AA	555	55	AAA	20						
UNLOCK BY- PASS PRO- GRAM	2	х	A0	PA	PD								
UNLOCK BY- PASS RESET	2	Х	90	Х	00								
CHIP ERASE	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10
BLOCK ERASE	6+	AAA	AA	555	55	AAA	80	AAA	AA	555	55	BA	30
ERASE SUS- PEND	1	Х	B0										
ERASE RE- SUME	1	Х	30										
READ CFI QUERY	1	55	98										

Table 10: Commands – 8-Bit Mode (BYTE# = V_{IL})

Note: 1. X = " Don't Care;" PA = Program address; PD = Program data; BA = Any address in the block. All values in the table are in hexadecimal. The command interface only uses A-1, A0–A10, and DQ0–DQ7 to verify the commands; A11–A20, DQ8–DQ14, and DQ15 are "Don't Care." DQ15A-1 is A-1 when BYTE# is V_{II} or DQ15 when BYTE# is V_{IH}.

READ Operations

READ/RESET Command

The READ/RESET (F0h) command returns the device to read mode and resets the errors in the status register. One or three bus WRITE operations can be used to issue the READ/RESET command.

To return the device to read mode, this command can be issued between bus WRITE cycles before the start of a PROGRAM or ERASE operation. If the READ/RESET command is issued during the timeout of a BLOCK ERASE operation, the device requires up to 10µs to abort, during which time no valid data can be read.

READ CFI Command

The READ CFI (98h) command puts the device in read CFI mode and is valid only when the device is in read array or auto select mode. One bus WRITE cycle is required to issue the command.



16Mb: 3V Embedded Parallel NOR Flash AUTO SELECT Operations

Once in read CFI mode, bus READ operations will output data from the CFI memory area. A READ/RESET command must be issued to return the device to the previous mode (read array or auto select). A second READ/RESET command is required to put the device in read array mode from auto select mode.

AUTO SELECT Operations

AUTO SELECT Command

At power-up or after a hardware reset, the device is in read mode. It can then be put in auto select mode by issuing an AUTO SELECT (90h) command or by applying V_{ID} to A9. Auto select mode enables the following device information to be read:

- Electronic signature, which includes manufacturer and device code information, as shown in the Read Electronic Signature table.
- Block protection, which includes the block protection status and extended memory block protection indicator, as shown in the Block Protection table.

Electronic signature or block protection information is read by executing a READ operation with control signals and addresses set.

Auto select mode can be used by the programming equipment to automatically match a device with the application code to be programmed.

Three consecutive bus WRITE operations are required to issue an AUTO SELECT command. The device remains in auto select mode until a READ/RESET or READ CFI command is issued.

The device cannot enter auto select mode when a PROGRAM or ERASE operation is in progress (RY/BY# LOW). However, auto select mode can be entered if the PROGRAM or ERASE operation has been suspended by issuing a PROGRAM SUSPEND or ERASE SUSPEND command.

Auto select mode is exited by performing a reset. The device returns to read mode unless it entered auto select mode after an ERASE SUSPEND or PROGRAM SUSPEND command, in which case it returns to erase or program suspend mode.

Read Device ID

Table 11: Read Electronic Signature

Note 1 applies to entire table

				Address Input					Data I/O			
				8-Bit/16-Bit				8-Bit	Only	16-Bit Only		
READ Cycle	CE#	OE#	WE#	A[MAX:10]	A9	A[8:2]	A1	A0	DQ[14:8]	DQ[7:0]	DQ[15]/A-1, DQ[14:0]	
Manufacturer code	L	L	Н	Х	V_{ID}	X	L	L	High-Z	20h	0020h	
Device code	L	L	Н	Х	V _{ID}	X	L	Н	High-Z	C4h ² 49h ³	22C4h ² 2249h ³	

Notes: 1. H = Logic level HIGH (V_{IH}); L = Logic level LOW (V_{IL}); X = HIGH or LOW.

2. M29W160ET.

3. M29W160EB.



Block and Chip Protection

Block protection can be used to prevent any operation from modifying the data stored in the Flash. Each block can be protected individually. Once protected, PROGRAM and ERASE operations on the block fail to change the data.

Do not allow microprocessor service interrupts to interfere with timing, and do not abort an operation before its completion. The CHIP UNPROTECT operation can take several seconds, and a user message should be provided to show progression. (Refer to the following flowcharts for details.)

Unlike the command interface of the program/erase controller, techniques for protecting and unprotecting blocks change from one Flash memory supplier to another. Care should be taken when changing drivers for one part to work on another.

BLOCK PROTECT Command

There are three techniques that can be used to control block protection. These are programmer technique, in-system technique, and temporary unprotect. Temporary unprotect is controlled by RST#.

Unlike the command interface of the program/erase controller, the techniques for protecting and unprotecting blocks change between different Flash memory suppliers.

Signals	Block Protect	Chip Unprotect	Verify Block Protec- tion	Verify Block Unpro- tect						
CE#	L	V _{ID}	L	L						
OE#	V _{ID}	V _{ID}	L	L						
WE#	L pulse	L pulse	Н	Н						
Address Input, 8-Bit and 16-Bit										
A[MAX:16]	Block base address	Х	Block base address	Block base address						
A15		Н								
A14		Х								
A13		Х								
A12		Н								
A11	X	Х	X	Х						
A10	X	Х	X	Х						
A9	V _{ID}	V _{ID}	V _{ID}	V _{ID}						
A8	X	Х	Х	Х						
A7	X	Х	Х	Х						
A6	X	Х	L	Н						
A5	X	Х	X	Х						
A4	X	Х	Х	Х						
A3	X	Х	Х	Х						
A2	X	Х	Х	Х						
A1	Х	Х	Н	Н						

Table 12: Block and Chip Protection Signal Settings



Signals	Block Protect	Chip Unprotect	Verify Block Protec- tion	Verify Block Unpro- tect						
A0	Х	Х	L	L						
Data I/O, 8-Bit and 16-	Data I/O, 8-Bit and 16-Bit									
DQ[15]/A-1, and	Х	Х	Pass = XX01h	Retry = XX01h						
DQ[14:0]	Х	Х	Retry = XX00h	Pass = XX00h						

Note: 1. H = Logic level HIGH (V_{IH}); L = Logic level LOW (V_{IL}); X = HIGH or LOW.

Block Protection Using Programmer Equipment

The programmer technique uses high voltage levels (V^{ID}) on some of the bus pins. These cannot be achieved using a standard microprocessor bus; therefore, the technique is recommended only for use in programming equipment.

To protect a block, follow the steps in the following figure. To unprotect the whole chip, it is necessary to protect all of the blocks first, then all blocks can be unprotected at the same time.

Figure 5: Block Protect Flowchart – Programmer Equipment







Figure 6: Chip Unprotect Flowchart – Programmer Equipment





- Notes: 1. Address Inputs A[9:12] give the address of the block that is to be protected. It is imperative that they remain stable during the operation.
 - 2. During the protect and verify phases of the algorithm, CE# must be kept LOW.

In-System Block Protection

The in-system technique requires a high-voltage level on RST#. This can be achieved without violating the maximum ratings of the components on the microprocessor bus; therefore, this technique is suitable for use after the Flash has been fitted to the system.

To protect a block, follow the steps in the following figure. To unprotect the whole chip, it is necessary to protect all of the blocks first, then all the blocks can be unprotected at the same time.

Figure 7: Block Protect Flowchart – In-System Equipment







Figure 8: Chip Protection Flowchart – In-System Equipment





BYPASS Operations

UNLOCK BYPASS Command

The UNLOCK BYPASS command is used with the UNLOCK BYPASS PROGRAM command to program the memory. When device access time is slow, as with some EEPROM programmers, considerable time can be saved using BYPASS operations. Three bus WRITE operations are required to issue the UNLOCK BYPASS command.

After the UNLOCK BYPASS command is issued, the memory will accept only the UNLOCK BYPASS PROGRAM and the UNLOCK BYPASS RESET commands. The memory can be read as if in read mode.

UNLOCK BYPASS RESET Command

The UNLOCK BYPASS RESET command can be used to return to read/reset mode from unlock bypass mode. Two bus WRITE operations are required to issue this command. The READ/RESET command does not exit the device from unlock bypass mode.

PROGRAM Operations

PROGRAM Command

The PROGRAM command can be used to program a value to one address in the memory array at a time. The command requires four bus WRITE operations; the final WRITE operation latches the address and data and starts the program/erase controller.

If the address falls in a protected block, the command is ignored, the data remains unchanged, the status register is never read, and no error condition is given.

During the PROGRAM operation, the memory ignores all commands. It is not possible to issue any command to abort or pause the operation. A READ operation during the PROGRAM operation will output the status register on the data I/O.

When the PROGRAM operation completes, the memory returns to the read mode unless an error has occurred. When an error occurs, the memory continues to output the status register. A READ/RESET command must be issued to reset the error condition and return to read mode.

Note: The PROGRAM command cannot change a bit set at 0 back to 1. An ERASE command must be used to set all the bits in a block or in the whole memory from 0 to 1.

UNLOCK BYPASS PROGRAM Command

When the device is in unlock bypass mode, the UNLOCK BYPASS PROGRAM (A0h) command can be used to program one address in the memory array. The command requires two bus WRITE operations instead of the four required by a standard PROGRAM command; the final WRITE operation latches the address and data and starts the program/erase controller. (The standard PROGRAM command requires four bus WRITE operations.) The PROGRAM operation using the UNLOCK BYPASS PROGRAM command behaves identically to the PROGRAM operation using the PROGRAM command. The operation cannot be aborted. A bus READ operation to the memory outputs the status register.



ERASE Operations

CHIP ERASE Command

The CHIP ERASE command can be used to erase the entire chip. Six bus WRITE operations are required to issue the CHIP ERASE command and start the program/erase controller.

If any blocks are protected, then these are ignored, and all the other blocks are erased. If all of the blocks are protected, the CHIP ERASE operation appears to start, but will terminate within about 100µs, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the ERASE operation, the memory will ignore all commands. It is not possible to issue any command to abort the operation. Typical chip erase times are given in the Program/Erase Times and Program/Erase Endurance Cycles table. All bus READ operations during the CHIP ERASE operation will output the status register on the data I/O. (See the Status Register section for more details).

After the CHIP ERASE operation has completed, the memory will return to the read mode, unless an error has occurred. When an error occurs, the memory will continue to output the status register. A READ/RESET command must be issued to reset the error condition and return to read mode.

The CHIP ERASE command sets all of the bits in unprotected blocks of the memory to 1. All previous data is lost.

BLOCK ERASE Command

The BLOCK ERASE command can be used to erase a list of one or more blocks. Six bus WRITE operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth bus WRITE operation using the address of the additional block. The BLOCK ERASE operation starts the program/erase controller about 50µs after the last bus WRITE operation. After the program/erase controller starts, it is not possible to select any more blocks. Each additional block must therefore be selected within 50µs of the last block. The 50µs timer restarts when an additional block is selected. The status register can be read after the sixth bus WRITE operation. (See the Status Register section for details on how to identify if the program/erase controller has started the BLOCK ERASE operation.)

If any selected blocks are protected, these are ignored, and all the other selected blocks are erased. If all of the selected blocks are protected, the BLOCK ERASE operation appears to start, but will terminate within about 100µs, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the BLOCK ERASE operation, the memory will ignore all commands except the ERASE SUSPEND command. Typical block erase times are given in the Program/Erase Times and Program/Erase Endurance Cycles table. All bus READ operations during the BLOCK ERASE operation will output the status register on the data inputs/outputs. (See the Status Register section for more details.)

After the BLOCK ERASE operation has completed, the memory will return to the read mode, unless an error has occurred. When an error occurs, the memory will continue to output the status register. A READ/RESET command must be issued to reset the error condition and return to read mode.