# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **Parallel NOR Flash Embedded Memory**

## M29W640FT, M29W640FB

## Features

- Supply voltage
  - V<sub>CC</sub> = 2.7–3.6V (program, erase, read)
  - V<sub>PP</sub> = 12V for fast program (optional)
- Asynchronous random/page read
  - Page width: 4 words
  - Page access: 25ns
  - Random access: 60ns, 70ns
- Program time
  - 10µs per byte/word TYP
  - 4 words/8 bytes program
- Memory organization
- 135 memory blocks
- 1 boot block and 7 parameter blocks, 8KB each (top or bottom)
- 127 main blocks, 64KB each
- Program/erase controller
- Embedded byte/word program algorithms
- Program/erase suspend and resume
  - Read from any block during a PROGRAM SUS-PEND operation
  - Read or program another block during an ERASE SUSPEND operation

- UNLOCK BYPASS PROGRAM command
   Faster production/batch programming
- V<sub>PP</sub>/WP# pin for fast program and write protect
- Temporary block unprotection mode
- Common Flash interface
- 64-bit security code
- Extended memory block
  - Extra block used as security block or to store additional information
- Low power consumption
   Standby and automatic standby
- 100,000 PROGRAM/ERASE cycles per block
- Electronic signature
  - Manufacturer code: 0020h
  - Device code M29W640FT: 22EDh
  - Device code M29W640FB: 22FDh
- RoHS-compliant packages
  - 48-pin TSOP (N) 12mm x 20mm
  - 48-ball TFBGA (ZA) 6mm x 8mm



### **Part Numbering Information**

Available with extended memory block prelocked by Micron. Devices are shipped from the factory with memory content bits erased to 1. For available options, such as packages or speed, or for further information, contact your Micron sales representative. Part numbers can be verified at www.micron.com. Feature and specification comparison by device type is available at www.micron.com/products. Contact the factory for devices not found.

#### **Table 1: Part Number Information**

| Part Number<br>Category | Category Details                                  |  |
|-------------------------|---|--|
| Device Type             | M29 = Parallel Flash memory                       |  |
| Operating Voltage       | $W = V_{CC} = 2.7 \text{ to } 3.6 \text{V}$       |  |
| Device Function         | 640F = 64Mb (x8/x16) boot block                   |  |
| Array Matrix            | T = Top boot                                      |  |
|                         | B = Bottom boot                                   |  |
| Speed                   | 60 = 60ns   |  |
|                         | 70 = 70ns   |  |
| Package                 | N = 48-pin TSOP: 12mm x 20mm                      |  |
|                         | ZA = 48-ball TFBGA, 6mm x 8mm, 0.80mm pitch       |  |
| Temperature Range       | 6 = -40°C to 85°C                                 |  |
| Shipping Options        | E = RoHS-compliant package, standard packing      |  |
|                         | F = RoHS-compliant package, tape and reel packing |  |



## Contents

| General Description                       | 7  |
|---|----|
| Signal Assignments                        |    |
| Signal Descriptions                       | 11 |
| Memory Organization                       | 14 |
| Memory Configuration                      | 14 |
| x8 Memory Map – 64Mb Density              | 14 |
| x16 Memory Map – 64Mb Density             | 16 |
| Bus Operations                            | 17 |
| Read                                      | 17 |
| Write                                     | 17 |
| Standby and Automatic Standby             | 17 |
| Output Disable                            |    |
| Status Register                           | 18 |
| Data Polling Bit (DQ7)                    | 18 |
| Toggle Bit (DQ6)                          | 18 |
| Error Bit (DQ5)                           | 18 |
| Erase Timer Bit (DQ3)                     | 19 |
| Alternative Toggle Bit (DQ2)              | 19 |
| READ Operations                           | 22 |
| READ/RESET Command                        | 22 |
| READ CFI Command                          |    |
| AUTO SELECT Operations                    | 23 |
| AUTO SELECT Command                       | 23 |
| Command Interface                         | 25 |
| READ/RESET Command                        |    |
| AUTO SELECT Command                       |    |
| READ CFI QUERY Command                    | 25 |
| PROGRAM Command                           | 26 |
| PROGRAM SUSPEND Command                   |    |
| PROGRAM RESUME Command                    |    |
| Fast Program Commands                     | 27 |
| DOUBLE BYTE PROGRAM Command               |    |
| QUADRUPLE BYTE PROGRAM Command            |    |
| OCTUPLE BYTE PROGRAM Command              |    |
| DOUBLE WORD PROGRAM Command               |    |
| QUADRUPLE WORD PROGRAM Command            |    |
| UNLOCK BYPASS Command                     | 29 |
| UNLOCK BYPASS PROGRAM Command             | 29 |
| UNLOCK BYPASS RESET Command               |    |
| CHIP ERASE Command                        |    |
| BLOCK ERASE Command                       |    |
| ERASE SUSPEND Command                     |    |
| ERASE RESUME Command                      |    |
| ENTER EXTENDED BLOCK Command              |    |
| EXIT EXTENDED BLOCK Command               |    |
| BLOCK PROTECT and CHIP UNPROTECT Commands |    |
| BLOCK PROTECT Command                     |    |
| Programmer Technique                      |    |
| In-System Technique                       |    |
| Common Flash Interface                    | 40 |



#### 64Mb: 3V Embedded Parallel NOR Flash Features

| Absolute Ratings and Operating Conditions | 44 |
|---|----|
| DC Characteristics                        | 46 |
| Read AC Characteristics                   | 47 |
| Write AC Characteristics                  | 50 |
| Program/Erase Characteristics             | 54 |
| Reset Characteristics                     | 55 |
| Package Dimensions                        | 56 |
| Revision History                          | 58 |
| Rev. B – 01/16                            | 58 |
| Rev. A – 07/13                            | 58 |



## **List of Figures**

| Figure 1:  | Logic Diagram                                  | 8  |
|------------|--|----|
| Figure 2:  | 48-Pin TSOP Pinout                             | 9  |
| Figure 3:  | 48-Ball TFBGA Ballout                          | 10 |
| Figure 4:  | Data Polling Flowchart                         | 20 |
| Figure 5:  | Data Toggle Flowchart                          | 21 |
| Figure 6:  | Programmer Equipment Block Protect Flowchart   | 33 |
| Figure 7:  | Programmer Equipment Chip Unprotect Flowchart  | 34 |
| Figure 8:  | In-System Equipment Block Protect Flowchart    | 36 |
|            | In-System Equipment Chip Protect Flowchart     |    |
| Figure 10  | : AC Measurement Load Circuit                  | 45 |
| Figure 11: | : AC Measurement I/O Waveform                  | 45 |
|            | : Random AC Timing                             |    |
| Figure 13: | Page Read AC Timing                            | 49 |
| Figure 14  | : WE#-Controlled AC Timing                     | 51 |
| Figure 15  | : CE#-Controlled AC Timing                     | 53 |
| Figure 16  | : Reset/block Temporary Unprotect AC Waveforms | 55 |
| Figure 17  | Accelerated Program Timing Waveforms           | 55 |
| Figure 18  | : 48-Pin TSOP – 12mm x 20mm                    | 56 |
| Figure 19  | : 48-Ball TFBGA – 6mm x 8mm                    | 57 |
|            |  |    |



## **List of Tables**

| Table 1: Part Number Information    Part Number Information      | 2    |
|--|------|
| Table 2: Signal Names  |      |
| Table 3: Signal Descriptions                                     |      |
| Table 4: Hardware Protection                                     |      |
| Table 5: x8 Top Boot – Blocks [134:0]                            |      |
| Table 6: x8 Bottom Boot – Blocks [134:0]                         |      |
| Table 7: x16 Top Boot – Blocks [134:0]                           |      |
| Table 8: x16 Bottom Boot – Blocks [134:0]                        |      |
| Table 9: Bus Operations  |      |
| Table 10:    Status Register Bits                                |      |
| Table 11: Read Electronic Signature                              |      |
| Table 12: Block Protection                                       |      |
| Table 13: Programmer Technique Bus Operations                    |      |
| Table 14: Commands – 16-Bit Mode (BYTE# = $V_{IH}$ )             |      |
| Table 15:       Commands – 8-Bit Mode (BYTE# = V <sub>IL</sub> ) |      |
| Table 16:    Query Structure Overview                            |      |
| Table 17: CFI Query Identification String                        |      |
| Table 18: CFI Query System Interface Information                 |      |
| Table 19: Device Geometry Definition                             |      |
| Table 20:    Primary Algorithm-Specific Extended Query Table     |      |
| Table 21:    Security Code Area                                  |      |
| Table 22: Absolute Maximum/Minimum Ratings                       | . 44 |
| Table 23: Operating Conditions                                   |      |
| Table 24: Input/Output Capacitance                               |      |
| Table 25: DC Current Characteristics                             |      |
| Table 26:    DC Voltage Characteristics                          |      |
| Table 27: Read AC Characteristics                                |      |
| Table 28:    WE#-Controlled Write AC Characteristics             |      |
| Table 29: CE#-Controlled Write AC Characteristics                |      |
| Table 30:    Program/Erase Times and Endurance Cycles            |      |
| Table 31: Reset/Block Temporary Unprotect AC Characteristics     | . 55 |



## **General Description**

The M29W640F is a 64Mb (8Mb x8 or 4Mb x16) nonvolatile memory that can be read, erased, and reprogrammed. These operations can be performed using a single low voltage (2.7–3.6V) supply. On power-up, the memory defaults to read mode.

The memory is divided into blocks that can be erased independently so that valid data can be preserved while old data is erased. Blocks can be protected in units of 256KB (typically, groups of four 64KB blocks), to prevent accidental PROGRAM or ERASE commands from modifying the memory. PROGRAM and ERASE commands are written to the command interface. An on-chip program/erase controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a PROGRAM or ERASE operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

The device features an asymmetrical blocked architecture. The device has an array of 135 blocks: 8 parameters blocks of 8KB each (or 4 K words each) and 127 main blocks of 64KB each (or 32K words each)

M29W640FT contains the parameter blocks at the top of the memory address space. The M29W640FB contains the parameter blocks starting from the bottom.

The M29W640F has an extra block, the extended block, of 128 words in x16 mode, or of 256 bytes in x8 mode, that can be accessed using a dedicated command. The extended block can be protected. It is useful for storing security information. However, the protection is not reversible. Once protected, the protection cannot be undone.

CE#, OE#, and WE# signals control the bus operation of the memory. They enable simple connection to most microprocessors, often without additional logic.

 $V_{PP}/WP$  enables faster programming of the device, enabling multiple word/byte programming. If this signal is held at  $V_{SS}$ , the boot block and its adjacent parameter block are protected from PROGRAM and ERASE operations.


The device supports asynchronous random read and page read from all blocks of the memory array.

In order to meet environmental requirements, Micron offers the M29W640FT and the M29W640FB in RoHS packages (lead-free). The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC-Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

The memory is delivered with all the bits erased (set to 1).



#### Figure 1: Logic Diagram




#### **Table 2: Signal Names**

| Name                 | Туре           | Description   |
|----------------------|----------------|---|
| A[21:0]              | Input          | Address inputs  |
| CE#                  | Input          | Chip enable   |
| OE#                  | Input          | Output enable   |
| WE#                  | Input          | Write enable  |
| RST#                 | Input          | Reset/block temporary unprotect   |
| RY/BY#               | Input          | Ready/busy  |
| BYTE#                | Input          | Byte/word organization select   |
| DQ[7:0]              | I/O            | Data input/outputs  |
| DQ[14:8]             | I/O            | Data input/outputs  |
| DQ15A-1 (or DQ15)    | I/O            | Data input/output or address input (or data I/O)                          |
| V <sub>CC</sub>      | Supply voltage | Supply voltage  |
| V <sub>PP</sub> /WP# | Supply voltage | Supply voltage for FAST PROGRAM (optional) or WRITE<br>PROTECT operations |
| V <sub>SS</sub>      | -              | Ground  |
| NC                   | -              | Not connected internally  |



## **Signal Assignments**


#### Figure 2: 48-Pin TSOP Pinout



Note: 1. RFU = reserved for future use.



#### Figure 3: 48-Ball TFBGA Ballout



Note: 1. RFU = reserved for future use.



## **Signal Descriptions**

The signal description table below is a comprehensive list of signals for this device family. All signals listed may not be supported on this device. See Signal Assignments for information specific to this device.

#### **Table 3: Signal Descriptions**

| Name                 | Туре  | Description   |  |
|----------------------|-------|---|--|
| A[MAX:0]             | Input | <b>Address:</b> Select the cells in the memory array to access during bus READ operations. During bus WRITE operations they control the commands sent to the command interface of the program/erase controller.   |  |
| CE#                  | Input | Chip enable: Activates the memory, allowing bus READ and bus WRTE operations to be per-<br>formed. When CE# is HIGH, all other pins are ignored.  |  |
| OE#                  | Input | Output enable: Controls the bus READ operation of the memory.   |  |
| WE#                  | Input | Write enable: Controls the bus write operation of the memory's command interface.   |  |
| V <sub>PP</sub> /WP# | Input | <b>V<sub>PP</sub>/WP#:</b> Provides two functions: V <sub>PP</sub> enables the memory to use an external high-voltage power supply to reduce the time required for UNLOCK BYPASS PROGRAM operations. WP# performs hardware protection by protection the last block at the end of the addressable area (M29W640GH) or the first block at the beginning of the addressable area (M29W640GT) and the first two blocks at the end of the addressable area (M29W640GT) and the first two boot blocks at the beginning of the addressable area (M29W640GB).   |  |
|                      |       | $V_{PP}$ /WP# may be left floating or unconnected (see DC Characteristics). When $V_{PP}$ /WP# is LOW, the last or first block in the M29W640GH and M29W640GL, respectively, and the last or first two blocks in the M29W640GT and M29W640GB, respectively, are protected. PROGRAM and ERASE operations in this block are ignored while $V_{PP}$ /WP# is LOW, even when RST# is at $V_{ID}$ .   |  |
|                      |       | When V <sub>PP</sub> /WP# is HIGH, V <sub>IH</sub> , the device reverts to the previous protection status of the outer-<br>most blocks. PROGRAM and ERASE operations can now modify the data in the outermost<br>blocks unless the block is protected using block protection.   |  |
|                      |       | Applying 12V to V <sub>PP</sub> /WP# will temporarily unprotect any block previously protected (includ-<br>ing the outermost blocks) using a high-voltage block protection technique (in-system or pro-<br>grammer technique). (See Hardware Protection for details. When V <sub>PP</sub> /WP# is raised to V <sub>PP</sub> ,<br>the device automatically enters the unlock bypass mode. When V <sub>PP</sub> /WP# returns to V <sub>IH</sub> or V <sub>IL</sub> ,<br>normal operation resumes. During UNLOCK BYPASS PROGRAM operations, the device draws<br>I <sub>PP</sub> from the pin to supply the programming circuits. (See UNLOCK BYPASS Command.) The<br>transitions from V <sub>IH</sub> to V <sub>PP</sub> and from V <sub>PP</sub> to V <sub>IH</sub> must be slower than <sup>t</sup> VHVPP (See the Acceler-<br>ated Program Timing waveforms). |  |
|                      |       | Never raise $V_{PP}$ /WP# to $V_{PP}$ from any mode except read mode; otherwise, the device may be left in an indeterminate state.  |  |
|                      |       | A 0.1µF capacitor should be connected between V <sub>PP</sub> /WP# and the V <sub>SS</sub> ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during an UNLOCK BYPASS PROGRAM operation, I <sub>PP</sub> .   |  |



#### **Table 3: Signal Descriptions (Continued)**

| Name            | Туре   | Description  |  |  |
|-----------------|--------|--|--|--|
| RST#            | Input  | <b>Reset/Block temporary unprotect:</b> Applies a hardware reset to the memory or temporarily unprotect all blocks that have been protected.   |  |  |
|                 |        | Note that if V <sub>PP</sub> /WP is at V <sub>IL</sub> , then the last and the first block in the M29W640GH and M29W640GL, respectively, and the last two and first two blocks in the M29W640GT and M29W640GB, respectively, will remain protected, even if RST# is at V <sub>ID</sub> .   |  |  |
|                 |        | A hardware reset is achieved by holding RST# LOW for at least <sup>t</sup> PLPX. After RST# goes HIGH, the memory will be ready for bus READ and bus WRITE operations after <sup>t</sup> PHEL or <sup>t</sup> RHEL, whichever occurs last. (See Reset Characteristics for more details.)   |  |  |
|                 |        | Holding RST# at V <sub>ID</sub> will temporarily unprotect the protected blocks in the memory. PRO-GRAM and ERASE operations on all blocks will be possible. The transition from V <sub>IH</sub> to V <sub>ID</sub> must be slower than <sup>t</sup> PHPHH.  |  |  |
| DQ15/A-1        | 1/0    | <b>Data I/O or address input:</b> When HIGH, behaves as a data I/o pin (as DQ8–DQ14). When LOW, behaves as an address pin; DQ15A–1 LOW will select the LSB of the addressed word; DQ15A–1 HIGH will select the MSB. Throughout the text, consider references to the data I/O to include this pin when BYTE# is HIGH and references to the address inputs to include this pin when BYTE# is LOW, except when stated explicitly otherwise. |  |  |
| DQ[14:8]        | I/O    | <b>Data I/O:</b> Outputs the data stored at the selected address during a bus READ operation when BYTE# is HIGH. When BYTE# is LOW, these pins are not used and are High-Z. During bus WRITE operations, the command register does not use these bits. When reading the status register these bits should be ignored.  |  |  |
| DQ[7:0]         | I/O    | <b>Data I/O:</b> Outputs the data stored at the selected address during a bus READ operation. During bus WRITE operations, they represent the commands sent to the command interface of the program/erase controller.  |  |  |
| RY/BY#          | Output | <b>Ready busy:</b> Open-drain output that identifies when the device is performing a PROGRAM or ERASE operation. During PROGRAM or ERASE operations, RY/BY# is LOW, and is High-Z during read mode, auto select mode, and erase suspend mode.  |  |  |
|                 |        | After a hardware reset, bus READ and WRITE operations cannot begin until RY/BY# becomes High-Z. (See Reset Characteristics for more details.)  |  |  |
|                 |        | The use of an open-drain output enables RY/BY# pins from several devices to be connected to a single pull-up resistor. A LOW will then indicate that one, or more, of the devices is busy.   |  |  |
| BYTE#           | Input  | <b>BYTE#/Word organization select:</b> Switches between the x8 and x16 bus modes of the device. When LOW, the device is in x8 mode; when HIGH, it is in x16 mode.  |  |  |
| V <sub>CC</sub> | Supply | <b>Supply voltage:</b> Provides the power supply for all operations (READ, PROGRAM, and ERASE).  |  |  |
|                 |        | The command interface is disabled when the V <sub>CC</sub> supply voltage is less than the lockout voltage, V <sub>LKO</sub> . This prevents bus WRITE operations from accidentally damaging the data during power-up, power-down, and power surges. If the program/erase controller is programming or erasing during this time, then the operation aborts and the memory contents being altered will be invalid.                        |  |  |
|                 |        | A 0.1 $\mu$ F capacitor should be connected between the V <sub>CC</sub> supply voltage pin and the V <sub>SS</sub> ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during PROGRAM and ERASE operations, I <sub>CC3</sub> .   |  |  |



#### **Table 3: Signal Descriptions (Continued)**

| Name            | Туре   | Description  |
|-----------------|--------|--|
| V <sub>SS</sub> | Supply | Ground: Reference for all voltage measurements. The device features two V <sub>SS</sub> pins which |
|                 |        | must be both connected to the system ground.   |
| RFU             | -      | Reserved for future use: RFUs should be not connected.   |

#### Table 4: Hardware Protection

| V <sub>PP</sub> /WP#               | RST#                               | Function  |  |
|------------------------------------|------------------------------------|---|--|
| V <sub>IL</sub>                    | V <sub>IH</sub>                    | Two outermost parameter blocks protected from PROGRAM or ERASE operations |  |
|                                    | V <sub>ID</sub>                    | All blocks unprotected temporarily except the two outermost blocks        |  |
| V <sub>IH</sub> or V <sub>ID</sub> | V <sub>ID</sub>                    | All blocks unprotected temporarily  |  |
| V <sub>PPH</sub>                   | V <sub>IH</sub> or V <sub>ID</sub> | All blocks unprotected temporarily  |  |



## **Memory Organization**

#### **Memory Configuration**

The main memory array is divided into 64KB blocks.

The blocks in the memory are asymmetrically arranged. The first or last 64KB of memory has been divided into eight 8KB parameter blocks.

#### x8 Memory Map – 64Mb Density

#### Table 5: x8 Top Boot – Blocks [134:0]

|       | Address Range |           |           |       |
|-------|---------------|-----------|-----------|-------|
| Block | Block Size    | Start     | End       | Notes |
| 134   | 8KB           | 007F E000 | 007F FFFF | 1     |
| 133   | 8KB           | 007F C000 | 007F DFFF |       |
| 132   | 8KB           | 007F A000 | 007F BFFF |       |
| 131   | 8KB           | 007F 8000 | 007F 9FFF |       |
| 130   | 8KB           | 007F 6000 | 007F 7FFF |       |
| 129   | 8KB           | 007F 4000 | 007F 5FFF |       |
| 128   | 8KB           | 007F 2000 | 007F 3FFF |       |
| 127   | 8KB           | 007F 0000 | 007F 1FFF |       |
| 126   | 64KB          | 007E 0000 | 007E FFFF |       |
| :     | :             | :         | :         |       |
| 2     | 64KB          | 0002 0000 | 0002 FFFF |       |
| 1     | 64KB          | 0001 0000 | 0001 FFFF |       |
| 0     | 64KB          | 0000 0000 | 0000 FFFF |       |

Note: 1. Used as the extended block addresses when the device is in extended block mode.

#### Table 6: x8 Bottom Boot – Blocks [134:0]

|       |            | Addres    |           |       |
|-------|------------|-----------|-----------|-------|
| Block | Block Size | Start     | End       | Notes |
| 134   | 64KB       | 007F 0000 | 007F FFFF |       |
| 133   | 64KB       | 007E 0000 | 007E FFFF |       |
| 132   | 64KB       | 007D 0000 | 007D FFFF |       |
| ÷     | :          | i         | :         |       |
| 8     | 64KB       | 0001 0000 | 0001 FFFF |       |



#### Table 6: x8 Bottom Boot - Blocks [134:0] (Continued)

|       |            | Addres    |           |       |
|-------|------------|-----------|-----------|-------|
| Block | Block Size | Start     | End       | Notes |
| 7     | 8KB        | 0000 E000 | 0000 FFFF | 1     |
| 6     | 8KB        | 0000 C000 | 0000 DFFF |       |
| 5     | 8KB        | 0000 A000 | 0000 BFFF |       |
| 4     | 8KB        | 0000 8000 | 0000 9FFF |       |
| 3     | 8KB        | 0000 6000 | 0000 7FFF |       |
| 2     | 8KB        | 0000 4000 | 0000 5FFF |       |
| 1     | 8KB        | 0000 2000 | 0000 3FFF |       |
| 0     | 8KB        | 0000 0000 | 0000 1FFF |       |

Note: 1. Used as the extended block addresses when the device is in extended block mode.



#### x16 Memory Map – 64Mb Density

#### Table 7: x16 Top Boot – Blocks [134:0]

|       |            | Address Range |           |       |  |  |  |  |
|-------|------------|---------------|-----------|-------|--|--|--|--|
| Block | Block Size | Start         | End       | Notes |  |  |  |  |
| 134   | 8KW        | 003F F000     | 003F FFFF | 1     |  |  |  |  |
| 133   | 8KW        | 003F E000     | 003F EFFF |       |  |  |  |  |
| 132   | 8KW        | 003F D000     | 003F DFFF |       |  |  |  |  |
| 131   | 8KW        | 003F C000     | 003F CFFF |       |  |  |  |  |
| 130   | 8KW        | 003F B000     | 003F BFFF |       |  |  |  |  |
| 129   | 8KW        | 003F A000     | 003F AFFF |       |  |  |  |  |
| 128   | 8KW        | 003F 9000     | 003F 9FFF |       |  |  |  |  |
| 127   | 8KW        | 003F 8000     | 003F 8FFF |       |  |  |  |  |
| 126   | 32KW       | 003F 0000     | 003F 7FFF |       |  |  |  |  |
| ÷     | E          | :             | :         |       |  |  |  |  |
| 2     | 32KW       | 0001 0000     | 0001 7FFF |       |  |  |  |  |
| 1     | 32KW       | 0000 8000     | 0000 FFFF |       |  |  |  |  |
| 0     | 32KW       | 0000 0000     | 0000 7FFF |       |  |  |  |  |

Note: 1. Used as the extended block addresses when the device is in extended block mode.

#### Table 8: x16 Bottom Boot – Blocks [134:0]

|       |            | s Range   |           |       |
|-------|------------|-----------|-----------|-------|
| Block | Block Size | Start     | End       | Notes |
| 134   | 32KW       | 003F 8000 | 003F FFFF |       |
| 133   | 32KW       | 003F 0000 | 003F 7FFF |       |
| 132   | 32KW       | 003E 8000 | 003E FFFF |       |
| ÷     | :          | ÷         | :         |       |
| 8     | 32KW       | 0000 8000 | 000F FFFF |       |
| 7     | 8KW        | 0000 7000 | 0007 7FFF | 1     |
| 6     | 8KW        | 0000 6000 | 0006 6FFF |       |
| 5     | 8KW        | 0000 5000 | 0005 5FFF |       |
| 4     | 8KW        | 0000 4000 | 0004 4FFF |       |
| 3     | 8KW        | 0000 3000 | 0003 3FFF |       |
| 2     | 8KW        | 0000 2000 | 0002 2FFF |       |
| 1     | 8KW        | 0000 1000 | 0001 1FFF |       |
| 0     | 8KW        | 0000 0000 | 0000 7FFF |       |

Note: 1. Used as the extended block addresses when the device is in extended block mode.



## **Bus Operations**

#### **Table 9: Bus Operations**

Notes 1 and 2 apply to entire table

|                   |     |     |     | 8-                    | Bit Mode |                         | 16-Bit N        | /lode                   |
|-------------------|-----|-----|-----|-----------------------|----------|-------------------------|-----------------|-------------------------|
| Operation         | CE# | OE# | WE# | A[MAX:0],<br>DQ15/A-1 | DQ[14:8] | DQ[7:0]                 | A[MAX:0]        | DQ15/A-1,<br>DQ[14:0]   |
| READ              | L   | L   | Н   | Cell address          | High-Z   | Data output             | Cell address    | Data output             |
| WRITE             | L   | Н   | L   | Command address       | High-Z   | Data input <sup>4</sup> | Command address | Data input <sup>4</sup> |
| STANDBY           | Н   | Х   | Х   | Х                     | High-Z   | High-Z                  | Х               | High-Z                  |
| OUTPUT<br>DISABLE | Х   | Н   | Н   | Х                     | High-Z   | High-Z                  | Х               | High-Z                  |

Notes: 1. Typical glitches of less than 5ns on CE# and WE# are ignored by the device and do not affect bus operations.

2. H = Logic level HIGH ( $V_{IH}$ ); L = Logic level LOW ( $V_{IL}$ ); X = HIGH or LOW.

3. If WP# = LOW, the highest/lowest block remains protected, depending on the line item.

4. Data input is required when issuing a command sequence or performing data polling or block protection.

#### Read

Bus READ operations read from the memory cells, registers, or CFI space. A valid READ operation requires setting the appropriate address on the address inputs, taking CE# and OE# LOW and holding WE# HIGH. Data I/O signals output the value.

#### Write

Bus WRITE operations write to the command interface. A valid WRITE operation requires setting the appropriate address on the address inputs. These are latched by the command interface on the falling edge of CE# or WE#, whichever occurs last. Values on data I/O signals are latched by the command interface on the rising edge of CE# or WE#, whichever occurs first. OE# must remain HIGH during the entire operation.

#### **Standby and Automatic Standby**

When the device is in read mode, driving CE# HIGH places the device in standby mode and drives data I/Os to High-Z. Supply current is reduced to standby ( $I_{CC2}$ ), by holding CE# within  $V_{CC} \pm 0.2$ V.

During PROGRAM or ERASE operations, the device continues to use the program/erase supply current ( $I_{CC3}$ ) until the operation completes.

Automatic standby enables low power consumption during read mode. When CMOS levels ( $V_{CC} \pm 0.2$  V) drive the bus, and following a READ operation and a period of inactivity specified in DC Characteristics, the memory enters automatic standby as internal supply current is reduced to I<sub>CC2</sub>. Data I/O signals still output data if a READ operation is in progress.

### **Output Disable**

Data I/Os are High-Z when OE# is HIGH.



## **Status Register**

Bus READ operations from any address always read the status register during PRO-GRAM and ERASE operations. It is also read during ERASE SUSPEND operations when an address within a block being erased is accessed. The bits in the status register are summarized in the Status Register Bits table.

### Data Polling Bit (DQ7)

The data polling bit can be used to identify whether the program/erase controller has successfully completed its operation or if it has responded to an ERASE SUSPEND operation. The data polling bit is output on DQ7 when the status register is read.

During PROGRAM operations, the data polling bit outputs the complement of the bit being programmed to DQ7. After successful completion of the PROGRAM operation, the memory returns to read mode, and bus READ operations from the address just programmed output DQ7, not its complement.

During ERASE operations, the data polling bit outputs 0, the complement of the erased state of DQ7. After successful completion of the ERASE operation, the memory returns to read mode.

In erase suspend mode, the data polling bit will output a 1 during a bus READ operation within a block being erased. The data polling bit will change from a 0 to a 1 when the program/erase controller has suspended the ERASE operation. The Data Polling Flow-chart gives an example of how to use the data polling bit. A valid address is the address being programmed or an address within the block being erased.

## Toggle Bit (DQ6)

The toggle bit can be used to identify whether the program/erase controller has successfully completed its operation or if it has responded to an ERASE SUSPEND command. The toggle bit is output on DQ6 when the status register is read.

During PROGRAM and ERASE operations, the toggle bit changes from 0 to 1 to 0, etc., with successive bus READ operations at any address. After successful completion of the operation, the memory returns to read mode.

During erase suspend mode, the toggle bit will output when addressing a cell within a block being erased. The toggle bit will stop toggling when the program/erase controller has suspended the ERASE operation.

If any attempt is made to erase a protected block, the operation is aborted, no error is signaled, and DQ6 toggles for approximately 100µs. If any attempt is made to program a protected block or a suspended block, the operation is aborted, no error is signaled, and DQ6 toggles for approximately 1µs. The Data Toggle Flowchart gives an example of how to use the data toggle bit.

#### **Error Bit (DQ5)**

The error bit can be used to identify errors detected by the program/erase controller. The error bit is set to 1 when a PROGRAM, BLOCK ERASE, or CHIP ERASE operation fails to write the correct data to the memory. If the error bit is set, a READ/RESET command must be issued before other commands are issued. The error bit is output on DQ5 when the status register is read.



Note that the PROGRAM command cannot change a bit set to 0 back to 1, and attempting to do so will set DQ5 to 1. A bus READ operation to that address will show the bit is still 0. One of the ERASE commands must be used to set all the bits in a block or in the whole memory from 0 to 1.

#### Erase Timer Bit (DQ3)

The erase timer bit can be used to identify the start of program/erase controller operation during a BLOCK ERASE command. When the program/erase controller starts erasing, the erase timer bit is set to 1. Before the program/erase controller starts, the erase timer bit is set to 0, and additional blocks to be erased may be written to the command interface. The erase timer bit is output on DQ3 when the status register is read.

#### Alternative Toggle Bit (DQ2)

The alternative toggle bit can be used to monitor the program/erase controller during ERASE operations. It is output on DQ2 when the status register is read.

During CHIP ERASE and BLOCK ERASE operations, the toggle bit changes from 0 to 1 to 0, etc., with successive bus READ operations from addresses within the blocks being erased. A protected block is treated the same as a block not being erased. After the operation completes, the memory returns to read mode.

During an ERASE SUSPEND operation, the alternative toggle bit changes from 0 to 1 to 0, etc., with successive bus READ operations from addresses within the blocks being erased. Bus READ operations to addresses within blocks not being erased will output the memory cell data as if in read mode.

After an ERASE operation that causes the error bit to be set, the alternative toggle bit can be used to identify which block or blocks have caused the error. The alternative toggle bit changes from 0 to 1 to 0, etc., with successive bus READ operations from addresses within blocks that have not erased correctly. The alternative toggle bit does not change if the addressed block has erased correctly.

| Operation                       | Address           | DQ7  | DQ6       | DQ5 | DQ3 | DQ2       | RY/BY# |
|---------------------------------|-------------------|------|-----------|-----|-----|-----------|--------|
| PROGRAM                         | Any address       | DQ7# | Toggle    | 0   | _   | -         | 0      |
| PROGRAM DURING<br>ERASE SUSPEND | Any address       | DQ7# | Toggle    | 0   | -   | -         | 0      |
| PROGRAM ERROR                   | Any address       | DQ7# | Toggle    | 1   | _   | -         | 0      |
| CHIP ERASE                      | Any address       | 0    | Toggle    | 0   | 1   | Toggle    | 0      |
| BLOCK ERASE BEFORE              | Erasing block     | 0    | Toggle    | 0   | 0   | Toggle    | 0      |
| TIMEOUT                         | Non-erasing block | 0    | Toggle    | 0   | 0   | No Toggle | 0      |
| BLOCK ERASE                     | Erasing block     | 0    | Toggle    | 0   | 1   | Toggle    | 0      |
|                                 | Non-erasing block | 0    | Toggle    | 0   | 1   | No Toggle | 0      |
| ERASE SUSPEND                   | Erasing block     | 1    | No Toggle | 0   | -   | Toggle    | 1      |
|                                 | Non-erasing block |      | 1         |     |     |           |        |

#### **Table 10: Status Register Bits**




#### **Table 10: Status Register Bits (Continued)**

| Operation   | Address              | DQ7 | DQ6    | DQ5 | DQ3 | DQ2       | RY/BY# |
|-------------|----------------------|-----|--------|-----|-----|-----------|--------|
| ERASE ERROR | Good block address   | 0   | Toggle | 1   | 1   | No Toggle | 0      |
|             | Faulty block address | 0   | Toggle | 1   | 1   | Toggle    | 0      |


Note: 1. Unspecified data bits should be ignored.

#### **Figure 4: Data Polling Flowchart**





#### Figure 5: Data Toggle Flowchart





## **READ Operations**

#### **READ/RESET Command**

The READ/RESET (F0h) command returns the device to read mode and resets the errors in the status register. One or three bus WRITE operations can be used to issue the READ/RESET command.

To return the device to read mode, this command can be issued between bus WRITE cycles before the start of a PROGRAM or ERASE operation. If the READ/RESET command is issued during the timeout of a BLOCK ERASE operation, the device requires up to  $10\mu$ s to abort, during which time no valid data can be read.

#### **READ CFI Command**

The READ CFI (98h) command puts the device in read CFI mode and is valid only when the device is in read array or auto select mode. One bus WRITE cycle is required to issue the command.

Once in read CFI mode, bus READ operations will output data from the CFI memory area. A READ/RESET command must be issued to return the device to the previous mode (read array or auto select). A second READ/RESET command is required to put the device in read array mode from auto select mode.



## **AUTO SELECT Operations**

#### **AUTO SELECT Command**

At power-up or after a hardware reset, the device is in read mode. It can then be put in auto select mode by issuing an AUTO SELECT (90h) command or by applying  $V_{ID}$  to A9. Auto select mode enables the following device information to be read:

- Electronic signature, which includes manufacturer and device code information.
- Block protection, which includes the block protection status and extended memory block protection indicator.

Electronic signature or block protection information is read by executing a READ operation with control signals and addresses set.

Auto select mode can be used by the programming equipment to automatically match a device with the application code to be programmed.

Three consecutive bus WRITE operations are required to issue an AUTO SELECT command. The device remains in auto select mode until a READ/RESET or READ CFI command is issued.

The device cannot enter auto select mode when a PROGRAM or ERASE operation is in progress (RY/BY# LOW). However, auto select mode can be entered if the PROGRAM or ERASE operation has been suspended by issuing a PROGRAM SUSPEND or ERASE SUSPEND command.

To enter auto select mode by applying  $V_{\rm ID}$  to A9 (see the following tables).

Auto select mode is exited by performing a reset. The device returns to read mode unless it entered auto select mode after an ERASE SUSPEND or PROGRAM SUSPEND command, in which case it returns to erase or program suspend mode.

|                              | READ Cycle      |                 |                 |                 |                 |                 |   |  |  |
|------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|---|--|--|
|                              | Manufacturer    |                 | Device          | Code 2          | Device          | Notes           |   |  |  |
| Signal                       | Code            | Device Code 1   | GH/GL           | GT/GB           | GH/GT           | GL/GB           |   |  |  |
| CE#                          | L               | L               | L               | L               | L               | L               |   |  |  |
| OE#                          | L               | L               | L               | L               | L               | L               |   |  |  |
| WE#                          | Н               | н               | Н               | н               | н               | н               |   |  |  |
| Address Input, 8-Bit and 16- | Bit             | •               |                 |                 |                 |                 |   |  |  |
| A[MAX:10]                    | X               | X               | Х               | Х               | Х               | Х               |   |  |  |
| A9                           | V <sub>ID</sub> | 2 |  |  |
| A8                           | X               | X               |                 | Х               |                 | Х               |   |  |  |
| A[7:5]                       | L               | L               |                 | L               |                 | L               |   |  |  |
| A4                           | X               | X               |                 | Х               |                 | Х               |   |  |  |
| A[3:1]                       | L               | L               |                 | н               |                 | н               |   |  |  |
| A0                           | L               | н               |                 | L               |                 | н               |   |  |  |
| Address Input, 8-Bit Only    |                 |                 |                 |                 |                 |                 |   |  |  |

#### **Table 11: Read Electronic Signature**

Note 1 applies to entire table



#### Table 11: Read Electronic Signature (Continued)

#### Note 1 applies to entire table

|                          | READ Cycle   |               |        |        |        |       |  |  |  |  |
|--------------------------|--------------|---------------|--------|--------|--------|-------|--|--|--|--|
|                          | Manufacturer |               | Device | Code 2 | Device | Notes |  |  |  |  |
| Signal                   | Code         | Device Code 1 | GH/GL  | GT/GB  | GH/GT  | GL/GB |  |  |  |  |
| DQ[15]/A-1               | X            | Х             |        | Х      |        | Х     |  |  |  |  |
| Data I/O, 8-Bit Only     | •            |               |        |        |        | •     |  |  |  |  |
| DQ[14:8]                 | Х            | Х             |        | Х      |        | Х     |  |  |  |  |
| DQ[7:0]                  | 20h          | 7Eh           | 0Ch    | 10h    | 01h    | 00h   |  |  |  |  |
| Data I/O, 16-Bit Only    |              |               |        |        |        |       |  |  |  |  |
| DQ[15]/A-1, and DQ[14:0] | 0020h        | 227Eh         | 220Ch  | 2210h  | 2201h  | 2200h |  |  |  |  |

Notes: 1. H = Logic level HIGH ( $V_{IH}$ ); L = Logic level LOW ( $V_{IL}$ ); X = HIGH or LOW.

2. When using the AUTO SELECT command to enter auto select mode, applying  $V_{ID}$  to A9 is not required. A9 can be either  $V_{IL}$  or  $V_{IH}$ .

#### **Table 12: Block Protection**

Note 1 applies to entire table

|                               |                 |                 |     | Address Input |               |          |     |                                |                 |    | Data I/O |    |    |                                    |
|-------------------------------|-----------------|-----------------|-----|---------------|---------------|----------|-----|--------------------------------|-----------------|----|----------|----|----|------------------------------------|
| Operation                     | CE#             | OE#             | WE# | A[MAX]        | A15           | A[14:13] | A12 | A[11:10],<br>A[8:7],<br>A[5:4] | A9              | A6 | A[3:2]   | A1 | A0 | DQ15/A-1,<br>DQ[14:0]              |
| BLOCK<br>PROTECT<br>(Group)   | L               | V <sub>ID</sub> | LP  |               | Block address |          |     | х                              | V <sub>ID</sub> | x  |          |    | x  |                                    |
| CHIP<br>UNPROTECT             | V <sub>ID</sub> | V <sub>ID</sub> | LP  | Х             | х н х н       |          |     | Х                              | V <sub>ID</sub> | X  |          |    | Х  |                                    |
| VERIFY<br>BLOCK<br>PROTECTION | L               | L               | Н   |               | Block         | address  |     | Х                              | V <sub>ID</sub> | L  | L        | Η  | L  | Pass =<br>xx01h<br>Retry=<br>xx00h |
| VERIFY<br>BLOCK<br>UNPROTECT  | L               | L               | Н   |               | Block         | address  |     | Х                              | V <sub>ID</sub> | Н  | L        | Η  | L  | Retry =<br>xx01h<br>Pass=<br>xx00h |

Note: 1. H = Logic level HIGH ( $V_{IH}$ ); L = Logic level LOW ( $V_{IL}$ ); LP = L pulse; X = HIGH or LOW.



## **Command Interface**

All bus WRITE operations to the memory are interpreted by the command interface. Commands consist of one or more sequential bus WRITE operations. Failure to observe a valid sequence of bus WRITE operations will result in the memory returning to read mode. The long command sequences are imposed to maximize data security.

The address used for the commands changes, depending on whether the memory is in 16-bit or 8-bit mode. See the x8 and x16 command tables, depending on the configuration that is being used, for a summary of the commands.

#### **READ/RESET Command**

The READ/RESET command returns the memory to read mode. It also resets the errors in the status register. Either one or three bus WRITE operations can be used to issue the READ/RESET command.

The READ/RESET command can be issued, between bus WRITE cycles before the start of a PROGRAM or ERASE operation, to return the device to read mode. If the READ/ RESET command is issued during the timeout of a BLOCK ERASE operation, then the device will take up to 10µs to abort. During the abort period, no valid data can be read from the device. The READ/RESET command will not abort an ERASE operation when issued while in erase suspend.

#### **AUTO SELECT Command**

The AUTO SELECT command is used to read the manufacturer code, the device code, the block protection status, and the extended memory block verify code. Three consecutive bus WRITE operations are required to issue the AUTO SELECT command. After the AUTO SELECT command is issued, the memory remains in auto select mode until a READ/RESET command is issued. READ CFI QUERY and READ/RESET commands are accepted in auto select mode; all other commands are ignored.

In auto select mode, the manufacturer code and the device code can be read by using a bus READ operation with addresses and control signals set, as shown Bus Operations, except for A9 (which is "Don't Care").

The block protection status of each block can be read using a bus READ operation with addresses and control signals set, as shown in Bus Operations, except for A9 (which is "Don't Care"). If the addressed block is protected, then 01h is output on DQ0–DQ7; otherwise, 00h is output (in 8-bit mode).

The protection status of the extended memory block, or extended memory block verify code, can be read using a bus READ operation with addresses and control signals, except for A9 (which is "Don't Care"). If the extended block is "factory-locked." then 80h is output on DQ0–DQ7; otherwise, 00h is output (8-bit mode).

#### **READ CFI QUERY Command**

The READ CFI QUERY command is used to read data from the CFI. This command is valid when the device is in the read array mode, or when the device is in auto select mode.

One bus WRITE cycle is required to issue the READ CFI QUERY command. After the command is issued, subsequent bus READ operations read from the CFI.