

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










M29W800DT M29W800DB

8-Mbit (1 Mbit x 8 or 512 Kbits x 16, boot block) 3 V supply flash memory

Features

- Supply voltage
 - V_{CC} = 2.7 V to 3.6 V for program, erase and read
- Access times: 45, 70, 90 ns
- Programming time
 - 10 μs per byte/word typical
- 19 memory blocks
 - 1 boot block (top or bottom location)
 - 2 parameter and 16 main blocks
- Program/erase controller
 - Embedded byte/word program algorithms
- Erase suspend and resume modes
 - Read and program another block during erase suspend
- Unlock bypass program command
 - Faster production/batch programming
- Temporary block unprotection mode
- Common flash interface
 - 64-bit security code
- Low power consumption
 - Standby and automatic standby
- 100,000 program/erase cycles per block
- Electronic signature
 - Manufacturer code: 0020h
 - Top device code M29W800DT: 22D7h
 - Bottom device code M29W800DB: 225Bh



Contents

1	Desc	eription
2	Sign	al descriptions
	2.1	Address inputs (A0-A18)
	2.2	Data inputs/outputs (DQ0-DQ7)
	2.3	Data inputs/outputs (DQ8-DQ14)
	2.4	Data input/output or address input (DQ15A-1)
	2.5	Chip enable (E)
	2.6	Output enable (G)
	2.7	Write enable (\overline{W})
	2.8	Reset/block temporary unprotect (RP)
	2.9	Ready/busy output (RB)
	2.10	Byte/word organization select (BYTE)
	2.11	V _{CC} supply voltage
	2.12	V _{SS} ground
-	Bus	operations15
	3.1	Bus read
	3.2	Bus write
	3.3	Output disable
	3.4	Standby
	3.5	Automatic standby
	3.6	Special bus operations
		3.6.1 Electronic signature
		3.6.2 Block protection and blocks unprotection
4	Com	mand interface
	4.1	Read/Reset command
	4.2	Auto Select command
	4.3	Program command
	4.4	Unlock Bypass command
	4.5	Unlock Bypass Program command

	4.6	Unlock Bypass Reset command	18
	4.7	Chip Erase command	19
	4.8	Block Erase command	19
	4.9	Erase Suspend command	20
	4.10	Erase Resume command	20
	4.11	Read CFI Query command	20
	4.12	Block Protect and Chip Unprotect commands	20
5	Status	s register	23
	5.1	Data polling bit (DQ7)	23
	5.2	Toggle bit (DQ6)	23
	5.3	Error bit (DQ5)	24
	5.4	Erase timer bit (DQ3)	24
	5.5	Alternative toggle bit (DQ2)	24
6	Maxin	num rating	27
7	DC an	nd AC parameters	28
8	Packa	nge mechanical data	34
9	Order	ing information	38
Appendix	A BI	ock address table	39
Appendix	ВС	ommon flash interface (CFI)	41
Appendix	СВ	ock protection	45
	C.1	Programmer technique	45
	C.2	In-system technique	45
10	Revis	ion history	51

List of tables

Table 1.	Signal names	
Table 2.	Bus operations, BYTE = V _{IL}	. 16
Table 3.	Bus operations, BYTE = V _{IH}	16
Table 4.	Commands, 16-bit mode, BYTE = V _{IH}	. 21
Table 5.	Commands, 8-bit mode, BYTE = V _{IL}	. 22
Table 6.	Program/erase times and program/erase endurance cycles	22
Table 7.	Status register bits	
Table 8.	Absolute maximum ratings	27
Table 9.	Operating and AC measurement conditions	28
Table 10.	Device capacitance	. 29
Table 11.	DC characteristics	
Table 12.	Read AC characteristics	
Table 13.	Write AC characteristics, write enable controlled	31
Table 14.	Write AC characteristics, chip enable controlled	32
Table 15.	Reset/block temporary unprotect AC characteristics	
Table 16.	SO44 – 44 lead plastic small outline, 525 mils body width, package mechanical data	
Table 17.	TSOP48 – 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data	36
Table 18.	TFBGA48 6 x 8 mm – 6 x 8 active ball array – 0.80 mm pitch, package mechanical data.	37
Table 19.	Ordering information scheme	38
Table 20.	Top boot block addresses, M29W800DT	
Table 21.	Bottom boot block addresses, M29W800DB	
Table 22.	Query structure overview	
Table 23.	CFI query identification string	42
Table 24.	CFI query system interface information	
Table 25.	Device geometry definition	43
Table 26.	Primary algorithm-specific extended query table	44
Table 27.	Security code area	44
Table 28.	Programmer technique bus operations, BYTE = V _{IH} or V _{IL}	.46
Table 29.	Document revision history	

List of figures

Figure 1.	Logic diagram	6
Figure 2.	SO connections	
Figure 3.	TSOP connections	8
Figure 4.	TFBGA connections (top view through package)	9
Figure 5.	Block addresses (x 8)	
Figure 6.	Block addresses (x 16)	. 11
Figure 7.	Data polling flowchart	. 25
Figure 8.	Data toggle flowchart	. 26
Figure 9.	AC measurement I/O waveform	. 28
Figure 10.	AC measurement load circuit	
Figure 11.	Read mode AC waveforms	. 30
Figure 12.	Write AC waveforms, write enable controlled	. 31
Figure 13.	Write AC waveforms, chip enable controlled	. 32
Figure 14.	Reset/block temporary unprotect AC waveforms	. 33
Figure 15.	SO44 – 44 lead plastic small outline, 525 mils body width, package outline	. 34
Figure 16.	TSOP48 – 48 lead plastic thin small outline, 12 x 20 mm, package outline	. 36
Figure 17.	TFBGA48 6 x 8 mm – 6 x 8 ball array – 0.80 mm pitch, bottom view package outline	. 37
Figure 18.	Programmer equipment block protect flowchart	. 47
Figure 19.	Programmer equipment chip unprotect flowchart	. 48
Figure 20.	In-system equipment block protect flowchart	. 49
Figure 21.	In-system equipment chip unprotect flowchart	. 50

1 Description

The M29W800D is a 8-Mbit (1 Mbit x 8 or 512 Kbits x 16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (2.7 to 3.6 V) supply. On power-up the memory defaults to its read mode where it can be read in the same way as a ROM or EPROM.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental program or erase commands from modifying the memory. Program and erase commands are written to the command interface of the memory. An on-chip program/erase controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents.

The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

The blocks in the memory are asymmetrically arranged, see *Figure 5: Block addresses* (x 8) and *Figure 6: Block addresses* (x 16). The first or last 64 Kbytes have been divided into four additional blocks. The 16-Kbyte boot block can be used for small initialization code to start the microprocessor, the two 8-Kbyte parameter blocks can be used for parameter storage and the remaining 32-Kbyte is a small main block where the application may be stored.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in SO44, TSOP48 (12 x 20 mm) and TFBGA48 6 x 8 mm (0.8 mm pitch) packages. The memory is supplied with all the bits erased (set to '1').





Table 1. Signal names


Signal	Description	Direction
A0-A18	Address inputs	Inputs
DQ0-DQ7	Data inputs/outputs	I/O
DQ8-DQ14	Data inputs/outputs	I/O
DQ15A-1	Data input/output or address input	I/O
Ē	Chip enable	Input
G	Output enable	Input
W	Write enable	Input
RP	Reset/block temporary unprotect	Input
RB	Ready/busy output (not available on SO44 package)	Output
BYTE	Byte/word organization select	Input
V _{CC}	Supply voltage	-
V _{SS}	Ground	_
NC	Not connected internally	_

Figure 2. SO connections



N numonyx 7/52

Figure 3. TSOP connections



9/52

Figure 4. TFBGA connections (top view through package)






Figure 5. Block addresses (x 8)



^{1.} Also see Appendix A: Block address table, Table 20 and Table 21 for a full listing of the block addresses.

Figure 6. Block addresses (x 16)



1. Also see Appendix A: Block address table, Table 20 and Table 21 for a full listing of the block addresses.

2 Signal descriptions

See Figure 1: Logic diagram and Table 1: Signal names for a brief overview of the signals connected to this device.

2.1 Address inputs (A0-A18)

The address inputs select the cells in the memory array to access during bus read operations. During bus write operations they control the commands sent to the command interface of the internal state machine.

2.2 Data inputs/outputs (DQ0-DQ7)

The data inputs/outputs output the data stored at the selected address during a bus read operation. During bus write operations they represent the commands sent to the command interface of the internal state machine.

2.3 Data inputs/outputs (DQ8-DQ14)

The data inputs/ $\underline{\text{output}}$ s output the data stored at the selected address during a bus read operation when $\underline{\text{BYTE}}$ is High, V_{IH} . When $\underline{\text{BYTE}}$ is Low, V_{IL} , these pins are not used and are high impedance. During bus write operations the command register does not use these bits. When reading the status register these bits should be ignored.

2.4 Data input/output or address input (DQ15A-1)

<u>When</u> BYTE is High, V_{IH} , this pin behaves as a data input/output pin (as DQ8-DQ14). When BYTE is Low, V_{IL} , this pin behaves as an address pin; DQ15A–1 Low will select the LSB of the word on the other addresses, DQ15A–1 High will select the MSB. <u>Throughout the text consider references to the data input/output to include this pin when BYTE is High and references to the address inputs to include this pin when BYTE is Low except when stated explicitly otherwise.</u>

2.5 Chip enable (E)

The chip enable, \overline{E} , activates the memory, allowing bus read and bus write operations to be performed. When Chip Enable is High, V_{IH} , all other pins are ignored.

2.6 Output enable $\overline{(G)}$

The output enable, \overline{G} , controls the bus read operation of the memory.

2.7 Write enable (W)

The write enable, \overline{W} , controls the bus write operation of the memory's command interface.

2.8 Reset/block temporary unprotect (RP)

The reset/block temporary unprotect pin can be used to apply a hardware reset to the memory or to temporarily unprotect all blocks that have been protected.

A hardware reset is achieved by holding reset/block temporary unprotect Low, V_{IL} , for at least t_{PLPX} . After reset/block temporary unprotect goes High, V_{IH} , the memory will be ready for bus read and bus write operations after t_{PHEL} or t_{RHEL} , whichever occurs last. See the Section 2.9: Ready/busy output (RB), Table 15: Reset/block temporary unprotect AC characteristics and Figure 14: Reset/block temporary unprotect AC waveforms, for more details.

Holding \overline{RP} at V_{ID} will temporarily unprotect the protected blocks in the memory. Program and erase operations on all blocks will be possible. The transition from V_{IH} to V_{ID} must be slower than t_{PHPHH} .

2.9 Ready/busy output (RB)

The ready/busy pin is an open-drain output that can be used to identify when the device is performing a program or erase operation. During program or erase operations ready/busy is Low, V_{OL} . Ready/busy is high-impedance during read mode, auto select mode and erase suspend mode.

After a hardware reset, bus read and bus write operations cannot begin until ready/busy becomes high-impedance. See *Table 15: Reset/block temporary unprotect AC characteristics* and *Figure 14: Reset/block temporary unprotect AC waveforms*.

The use of an open-drain output allows the ready/busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

2.10 Byte/word organization select (BYTE)

The byte/word organization select pin is used to switch between the 8-bit and 16-bit bus modes of the memory. When byte/word organization select is Low, $V_{\rm IL}$, the memory is in 8-bit mode, when it is High, $V_{\rm IH}$, the memory is in 16-bit mode.

2.11 V_{CC} supply voltage

The V_{CC} supply voltage supplies the power for all operations (read, program, erase etc.).

The command interface is disabled when the V_{CC} supply voltage is less than the lockout voltage, V_{LKO} . This prevents bus write operations from accidentally damaging the data during power-up, power-down and power surges. If the program/erase controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1 μ F capacitor should be connected between the V_{CC} supply voltage pin and the V_{SS} ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations, I_{CC3}.

2.12 V_{SS} ground

The V_{SS} ground is the reference for all voltage measurements.

3 Bus operations

There are five standard bus operations that control the device. These are bus read, bus write, output disable, standby and automatic standby. See *Table 2* and *Table 3*, Bus operations, for a summary. Typically glitches of less than 5 ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

3.1 Bus read

Bus read operations read from the memory cells, or specific registers in the command interface. A valid bus read operation involves setting the desired address on the address inputs, applying a Low signal, V_{IL} , to Chip Enable and Output Enable and keeping Write Enable High, V_{IH} . The data inputs/outputs will output the value, see *Figure 11: Read mode AC waveforms*, and *Figure 12: Read AC characteristics* for details of when the output becomes valid.

3.2 Bus write

Bus write operations write to the command interface. A valid bus write operation begins by setting the desired address on the address inputs. The address inputs are latched by the command interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The data inputs/outputs are latched by the command interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, V_{IH}, during the whole bus write operation. See *Figure 12* and *Figure 13*, Write AC waveforms, and *Table 13* and *Table 14*, Write AC characteristics, for details of the timing requirements.

3.3 Output disable

The data inputs/outputs are in the high impedance state when Output Enable is High, V_{IH}.

3.4 Standby

When Chip Enable is High, V_{IH} , the memory enters standby mode and the data inputs/outputs pins are placed in the high-impedance state. To reduce the supply current to the standby supply current, I_{CC2} , Chip Enable should be held within $V_{CC} \pm 0.2$ V. For the standby current level see *Table 11: DC characteristics*.

During program or erase operations the memory will continue to use the program/erase supply current, I_{CC3} , for program or erase operations until the operation completes.

3.5 Automatic standby

If CMOS levels ($V_{CC} \pm 0.2 \text{ V}$) are used to drive the bus and the bus is inactive for 150 ns or more the memory enters automatic standby where the internal supply current is reduced to the standby supply current, I_{CC2} . The data inputs/outputs will still output data if a bus read operation is in progress.

3.6 Special bus operations

Additional bus operations can be performed to read the electronic signature and also to apply and remove block protection. These bus operations are intended for use by programming equipment and are not usually used in applications. They require V_{ID} to be applied to some pins.

3.6.1 Electronic signature

The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in *Table 2* and *Table 3*, Bus operations.

3.6.2 Block protection and blocks unprotection

Each block can be separately protected against accidental program or erase. Protected blocks can be unprotected to allow data to be changed.

There are two methods available for protecting and unprotecting the blocks, one for use on programming equipment and the other for in-system use. Block protect and chip unprotect operations are described in *Appendix C: Block protection*.

Table 2. Bus operations, $\overline{BYTE} = V_{IL}^{(1)}$

•	,		<u> </u>					
Operation	E G		w	Address inputs	Data inputs/outputs			
Operation		G	, vv	DQ15A-1, A0-A18	DQ15A-1, A0-A18 DQ14-DQ8 DQ7-			
Bus read	V_{IL}	V_{IL}	V_{IH}	Cell address	Hi-Z	Data output		
Bus write	V_{IL}	V _{IH}	V_{IL}	Command address	Hi-Z	Data input		
Output disable	Х	V _{IH}	V _{IH}	Х	Hi-Z	Hi-Z		
Standby	V _{IH}	Х	Х	Х	Hi-Z	Hi-Z		
Read manufacturer code	V _{IL}	V _{IL}	V _{IH}	$A0 = V_{IL}$, $A1 = V_{IL}$, $A9 = V_{ID}$, others V_{IL} or V_{IH}	Hi-Z	20h		
Read device code	V _{IL}	V _{IL}	V _{IH}	$A0 = V_{IH}$, $A1 = V_{IL}$, $A9 = V_{ID}$, others V_{IL} or V_{IH}	Hi-Z	D7h (M29W800DT) 5Bh (M29W800DB)		

^{1.} $X = V_{II}$ or V_{IH} .

Table 3. Bus operations, $\overline{\text{BYTE}} = V_{\text{IH}}^{(1)}$

Operation	Ē	IG	w	Address inputs A0-A18	Data inputs/outputs DQ15A-1, DQ14-DQ0							
Bus read	V_{IL}	V_{IL}	V_{IH}	Cell address	Data output							
Bus write	V _{IL}	V _{IH}	V _{IL}	Command address	Data input							
Output disable	Х	V _{IH}	V _{IH}	Х	Hi-Z							
Standby	V _{IH}	Х	Х	Х	Hi-Z							
Read manufacturer code	V _{IL}	V _{IL}	V _{IH}	$A0 = V_{IL}$, $A1 = V_{IL}$, $A9 = V_{ID}$, others V_{IL} or V_{IH}	0020h							
Read device code	V _{IL}	V _{IL}	V _{IH}	$A0 = V_{IH}$, $A1 = V_{IL}$, $A9 = V_{ID}$, others V_{IL} or V_{IH}	22D7h (M29W800DT) 225Bh (M29W800DB)							

^{1.} $X = V_{IL}$ or V_{IH} .

4 Command interface

All bus write operations to the memory are interpreted by the command interface. Commands consist of one or more sequential bus write operations. Failure to observe a valid sequence of bus write operations will result in the memory returning to read mode. The long command sequences are imposed to maximize data security.

The address used for the commands changes depending on whether the memory is in 16-bit or 8-bit mode. See either *Table 4*, or *Table 5*, depending on the configuration that is being used, for a summary of the commands.

4.1 Read/Reset command

The Read/Reset command returns the memory to its read mode where it behaves like a ROM or EPROM, unless otherwise stated. It also resets the errors in the status register. Either one or three bus write operations can be used to issue the Read/Reset command.

The Read/Reset command can be issued, between bus write cycles before the start of a program or erase operation, to return the device to read mode. Once the program or erase operation has started the Read/Reset command is no longer accepted. The Read/Reset command will not abort an erase operation when issued while in erase suspend.

4.2 Auto Select command

The Auto Select command is used to read the manufacturer code, the device code and the block protection status. Three consecutive bus write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in auto select mode until a Read/Reset command is issued. Read CFI Query and Read/Reset commands are accepted in auto select mode, all other commands are ignored.

From the auto select mode the manufacturer code can be read using a bus read operation with A0 = V_{IL} and A1 = V_{IL} . The other address bits may be set to either V_{IL} or V_{IH} . The manufacturer code for Numonyx is 0020h.

The device code can be read using a bus read operation with A0 = V_{IH} and A1 = V_{IL} . The other address bits may be set to either V_{IL} or V_{IH} . The device code for the M29W800DT is 22D7h and for the M29W800DB is 225Bh.

The block protection status of each block can be read using a bus read operation with A0 = V_{IL} , A1 = V_{IH} , and A12-A18 specifying the address of the block. The other address bits may be set to either V_{IL} or V_{IH} . If the addressed block is protected then 01h is output on data inputs/outputs DQ0-DQ7, otherwise 00h is output.

4.3 Program command

The Program command can be used to program a value to one address in the memory array at a time. The command requires four bus write operations, the final write operation latches the address and data in the internal state machine and starts the program/erase controller.

If the address falls in a protected block then the Program command is ignored, the data remains unchanged. The status register is never read and no error condition is given.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in *Table 6: Program/erase times and program/erase endurance cycles*. Bus read operations during the program operation will output the status register on the data inputs/outputs. See the *Section 5: Status register* for more details.

After the program operation has completed the memory will return to the read mode, unless an error has occurred. When an error occurs the memory will continue to output the status register. A Read/Reset command must be issued to reset the error condition and return to read mode.

Note that the Program command cannot change a bit set to '0' back to '1'. One of the erase commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

4.4 Unlock Bypass command

The Unlock Bypass command is used in conjunction with the Unlock Bypass Program command to program the memory. When the access time to the device is long (as with some EPROM programmers) considerable time saving can be made by using these commands. Three bus write operations are required to issue the Unlock Bypass command.

Once the Unlock Bypass command has been issued the memory will only accept the Unlock Bypass Program command and the Unlock Bypass Reset command. The memory can be read as if in read mode.

4.5 Unlock Bypass Program command

The Unlock Bypass Program command can be used to program one address in memory at a time. The command requires two bus write operations, the final write operation latches the address and data in the internal state machine and starts the program/erase controller.

The program operation using the Unlock Bypass Program command behaves identically to the program operation using the Program command. A protected block cannot be programmed; the operation cannot be aborted and the status register is read. Errors must be reset using the Read/Reset command, which leaves the device in unlock bypass mode. See the Program command for details on the behavior.

4.6 Unlock Bypass Reset command

The Unlock Bypass Reset command can be used to return to read/reset mode from unlock bypass mode. Two bus write operations are required to issue the Unlock Bypass Reset command. Read/Reset command does not exit from unlock bypass mode.

4.7 Chip Erase command

The Chip Erase command can be used to erase the entire chip. Six bus write operations are required to issue the Chip Erase command and start the program/erase controller.

If any blocks are protected then these are ignored and all the other blocks are erased. If all of the blocks are protected the chip erase operation appears to start but will terminate within about 100 µs, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the erase operation the memory will ignore all commands. It is not possible to issue any command to abort the operation. Typical chip erase times are given in *Table 6:**Program/erase times and program/erase endurance cycles. All bus read operations during the chip erase operation will output the status register on the data inputs/outputs. See the *Section 5: Status register* for more details.

After the chip erase operation has completed the memory will return to the read mode, unless an error has occurred. When an error occurs the memory will continue to output the status register. A Read/Reset command must be issued to reset the error condition and return to read mode.

The Chip Erase command sets all of the bits in unprotected blocks of the memory to '1'. All previous data is lost.

4.8 Block Erase command

The Block Erase command can be used to erase a list of one or more blocks. Six bus write operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth bus write operation using the address of the additional block. The block erase operation starts the program/erase controller about 50 µs after the last bus write operation. Once the program/erase controller starts it is not possible to select any more blocks. Each additional block must therefore be selected within 50 µs of the last block. The 50 µs timer restarts when an additional block is selected. The status register can be read after the sixth bus write operation. See the status register for details on how to identify if the program/erase controller has started the block erase operation.

If any selected blocks are protected then these are ignored and all the other selected blocks are erased. If all of the selected blocks are protected the block erase operation appears to start but will terminate within about 100 μ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the block erase operation the memory will ignore all commands except the Erase Suspend command. Typical block erase times are given in *Table 6: Program/erase times* and program/erase endurance cycles. All bus read operations during the block erase operation will output the status register on the data inputs/outputs. See the *Section 5: Status register* for more details.

After the block erase operation has completed the memory will return to the read mode, unless an error has occurred. When an error occurs the memory will continue to output the status register. A Read/Reset command must be issued to reset the error condition and return to read mode.

The Block Erase command sets all of the bits in the unprotected selected blocks to '1'. All previous data in the selected blocks is lost.

4.9 Erase Suspend command

The Erase Suspend command may be used to temporarily suspend a block erase operation and return the memory to read mode. The command requires one bus write operation.

The program/erase controller will suspend within the erase suspend latency time (refer to *Table 6* for value) of the Erase Suspend command being issued. Once the program/erase controller has stopped the memory will be set to read mode and the erase will be suspended. If the Erase Suspend command is issued during the period when the memory is waiting for an additional block (before the program/erase controller starts) then the erase is suspended immediately and will start immediately when the Erase Resume command is issued. It is not possible to select any further blocks to erase after the erase resume.

During erase suspend it is possible to read and program cells in blocks that are not being erased; both read and program operations behave as normal on these blocks. If any attempt is made to program in a protected block or in the suspended block then the Program command is ignored and the data remains unchanged. The status register is not read and no error condition is given. Reading from blocks that are being erased will output the status register.

It is also possible to issue the Auto Select, Read CFI Query and Unlock Bypass commands during an erase suspend. The Read/Reset command must be issued to return the device to read array mode before the Resume command will be accepted.

4.10 Erase Resume command

The Erase Resume command must be used to restart the program/erase controller from erase suspend. An erase can be suspended and resumed more than once.

4.11 Read CFI Query command

The Read CFI Query command is used to read data from the common flash interface (CFI) memory area. This command is valid when the device is in the read array mode, or when the device is in auto select mode.

One bus write cycle is required to issue the Read CFI Query command. Once the command is issued subsequent bus read operations read from the common flash interface memory area.

The Read/Reset command must be issued to return the device to the previous mode (read array mode or auto select mode). A second Read/Reset command would be needed if the device is to be put in the read array mode from auto select mode.

See Appendix B: Common flash interface (CFI), Table 22, Table 23, Table 24, Table 25, Table 26 and Table 27 for details on the information contained in the common flash interface (CFI) memory area.

4.12 Block Protect and Chip Unprotect commands

Each block can be separately protected against accidental program or erase. The whole chip can be unprotected to allow the data inside the blocks to be changed.

Block protect and chip unprotect operations are described in Appendix C: Block protection.

Table 4. Commands, 16-bit mode, $\overline{\text{BYTE}} = V_{\text{IH}}^{(1)}$

			Bus write operations										
Command	Length	1st		2nd		3rd		4th		5th		6th	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	Х	F0										
ineau/neset	3	555	AA	2AA	55	Х	F0						
Auto Select	3	555	AA	2AA	55	555	90						
Program	4	555	AA	2AA	55	555	A0	PA	PD				
Unlock Bypass	3	555	AA	2AA	55	555	20						
Unlock Bypass Program	2	Х	A0	PA	PD								
Unlock Bypass Reset	2	Х	90	Х	00								
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Block Erase	6+	555	AA	2AA	55	555	80	555	AA	2AA	55	ВА	30
Erase Suspend	1	Х	В0										
Erase Resume	1	Х	30										
Read CFI Query	1	55	98										

X don't care, PA program address, PD program data, BA any address in the block.
 All values in the table are in hexadecimal format.
 The command interface only uses A-1. A0-A10 and DQ0-DQ7 to verify the commands; A11-A18, DQ8-DQ14 and DQ15 are don't care. DQ15A-1 is A-1 when BYTE is V_{IL} or DQ15 when BYTE is V_{IH}.

Table 5. Commands, 8-bit mode, $\overline{BYTE} = V_{IL}^{(1)}$

		Bus write operations											
Command	Length	1st		2nd		3rd		4th		5th		6th	
	ت	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	Х	F0										
Reau/Reset	3	AAA	AA	555	55	Х	F0						
Auto Select	3	AAA	AA	555	55	AAA	90						
Program	4	AAA	AA	555	55	AAA	A0	PA	PD				
Unlock Bypass	3	AAA	AA	555	55	AAA	20						
Unlock Bypass Program	2	х	A0	PA	PD								
Unlock Bypass Reset	2	Х	90	Х	00								
Chip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10
Block Erase	6+	AAA	AA	555	55	AAA	80	AAA	AA	555	55	BA	30
Erase Suspend	1	Х	В0										
Erase Resume	1	Х	30										
Read CFI Query	1	AA	98										

X don't care, PA program address, PD program data, BA any address in the block. All values in the table are in hexadecimal.

The command interface only uses A-1. A0-A10 and DQ0-DQ7 to verify the commands; A11-A18, DQ8-DQ14 and DQ15 are don't care. DQ15A-1 is A-1 when BYTE is V_{IL} or DQ15 when BYTE is V_{IH} .

Table 6. Program/erase times and program/erase endurance cycles

Parameter	Min.	Typ. ⁽¹⁾⁽²⁾	Max. ⁽²⁾	Unit
Chip erase		12	25 ⁽³⁾	s
Block erase (64 Kbytes)		0.8	1.6 ⁽⁴⁾	s
Erase suspend latency time		15	25 ⁽³⁾	μs
Program (byte or word)		10	200 ⁽³⁾	μs
Chip program (byte by byte)		12	60 ⁽³⁾	s
Chip program (word by word)		6	30 ⁽⁴⁾	s
Program/erase cycles (per block)	100,000			cycles
Data retention	20			years

^{1.} Typical values measured at room temperature and nominal voltages.

^{2.} Sampled, but not 100% tested.

^{3.} Maximum value measured at worst case conditions for both temperature and V_{CC} after 100,000 program/erase cycles.

^{4.} Maximum value measured at worst case conditions for both temperature and V_{CC} .

5 Status register

Bus read operations from any address always read the status register during program and erase operations. It is also read during erase suspend when an address within a block being erased is accessed.

The bits in the status register are summarized in *Table 7: Status register bits*.

5.1 Data polling bit (DQ7)

The data polling bit can be used to identify whether the program/erase controller has successfully completed its operation or if it has responded to an erase suspend. The data polling bit is output on DQ7 when the status register is read.

During program operations the data polling bit outputs the complement of the bit being programmed to DQ7. After successful completion of the program operation the memory returns to read mode and bus read operations from the address just programmed output DQ7, not its complement.

During erase operations the data polling bit outputs '0', the complement of the erased state of DQ7. After successful completion of the erase operation the memory returns to read mode.

In erase suspend mode the data polling bit will output a '1' during a bus read operation within a block being erased. The data polling bit will change from a '0' to a '1' when the program/erase controller has suspended the erase operation.

Figure 7: Data polling flowchart gives an example of how to use the data polling bit. A valid address is the address being programmed or an address within the block being erased.

5.2 Toggle bit (DQ6)

The toggle bit can be used to identify whether the program/erase controller has successfully completed its operation or if it has responded to an erase suspend. The toggle bit is output on DQ6 when the status register is read.

During program and erase operations the toggle bit changes from '0' to '1' to '0', etc., with successive bus read operations at any address. After successful completion of the operation the memory returns to read mode.

During erase suspend mode the toggle bit will output when addressing a cell within a block being erased. The toggle bit will stop toggling when the program/erase controller has suspended the erase operation.

If any attempt is made to erase a protected block, the operation is aborted, no error is signalled and DQ6 toggles for approximately 100 μ s. If any attempt is made to program a protected block or a suspended block, the operation is aborted, no error is signalled and DQ6 toggles for approximately 1 μ s.

Figure 8: Data toggle flowchart gives an example of how to use the toggle bit.

5.3 Error bit (DQ5)

The error bit can be used to identify errors detected by the program/erase controller. The error bit is set to '1' when a program, block erase or chip erase operation fails to write the correct data to the memory. If the error bit is set a Read/Reset command must be issued before other commands are issued. The error bit is output on DQ5 when the status register is read.

Note that the Program command cannot change a bit set to '0' back to '1' and attempting to do so will set DQ5 to '1'. A bus read operation to that address will show the bit is still '0'. One of the erase commands must be used to set all the bits in a block or in the whole memory from '0' to '1'

5.4 Erase timer bit (DQ3)

The erase timer bit can be used to identify the start of program/erase controller operation during a Block Erase command. Once the program/erase controller starts erasing the erase timer bit is set to '1'. Before the program/erase controller starts the erase timer bit is set to '0' and additional blocks to be erased may be written to the command interface. The erase timer bit is output on DQ3 when the status register is read.

5.5 Alternative toggle bit (DQ2)

The alternative toggle bit can be used to monitor the program/erase controller during erase operations. The alternative toggle bit is output on DQ2 when the status register is read.

During chip erase and block erase operations the toggle bit changes from '0' to '1' to '0', etc., with successive bus read operations from addresses within the blocks being erased. A protected block is treated the same as a block not being erased. Once the operation completes the memory returns to read mode.

During erase suspend the alternative toggle bit changes from '0' to '1' to '0', etc. with successive bus read operations from addresses within the blocks being erased. Bus read operations to addresses within blocks not being erased will output the memory cell data as if in read mode.


After an erase operation that causes the error bit to be set the alternative toggle bit can be used to identify which block or blocks have caused the error. The alternative toggle bit changes from '0' to '1' to '0', etc. with successive bus read operations from addresses within blocks that have not erased correctly. The alternative toggle bit does not change if the addressed block has erased correctly.

Status register bits⁽¹⁾ Table 7.

Operation	Address	DQ7	DQ6	DQ5	DQ3	DQ2	RB
Program	Any address	DQ7	Toggle	0	-	-	0
Program during erase suspend	Any address	DQ7	Toggle	0	_	-	0
Program error	Any address	DQ7	Toggle	1	-	-	0
Chip erase	Any address	0	Toggle	0	1	Toggle	0
Block erase before	Erasing block	0	Toggle	0	0	Toggle	0
timeout	Non-erasing block	0	Toggle	0	0	No toggle	0
Plank arana	Erasing block	0	Toggle	0	1	Toggle	0
DIOCK erase	Non-erasing block	0	Q7 Toggle 0 - - 0 Q7 Toggle 0 - - 0 Q7 Toggle 1 - - 0 Q Toggle 0 1 Toggle 0 Q Toggle 0 0 No toggle 0 Q Toggle 0 1 Toggle 0 Q Toggle 0 1 No toggle 0 Q Toggle 0 1 No toggle 0 Q Toggle 0 - Toggle 0 Q Toggle 0 - Toggle 0 Q Toggle 0 - Toggle 1 Data read as normal 1 No toggle 0				
Eraco suspond	Erasing block	1	No toggle	0	-	Toggle	1
Liase suspend	Non-erasing block		Data	1			
Eraco orror	Good block address	0	Toggle	1	1	No toggle	0
Program error Chip erase Block erase before	Faulty block address	0	Toggle	1	1	Toggle	0

^{1.} Unspecified data bits should be ignored.

Figure 7. Data polling flowchart



N numonyx 25/52