



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



SmartFusion2 SoC and IGLOO2 FPGA Automotive Grade 2

DS0134 Datasheet



Table of Contents

1. Introduction	1
2. Device Status	1
3. Product Briefs and Pin Descriptions	1
4. General Specifications	2
4.1. Operating Conditions	2
4.2. Overshoot/Undershoot Limits	5
4.3. Thermal Characteristics	5
4.3.1 Introduction	5
4.3.2 Theta-JA	6
4.3.3 Theta-JB	7
4.3.4 Theta-JC	7
5. Power Consumption	7
5.1. Quiescent Supply Current	7
5.2. Programming Currents	9
6. Average Fabric Temperature and Voltage Derating Factors	9
7. Timing Model	10
8. User I/O Characteristics	12
8.1. Input Buffer and AC Loading	12
8.2. Output Buffer and AC Loading	13
8.3. Tristate Buffer and AC Loading	14
8.4. I/O Speeds	15
8.5. Detailed I/O Characteristics	17
8.6. Single-Ended I/O Standards	17
8.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)	17
8.6.2 3.3 V LVCMOS/LVTTL	18
8.6.3 2.5 V LVCMOS	20
8.6.4 1.8 V LVCMOS	23
8.6.5 1.5 V LVCMOS	26
8.6.6 1.2 V LVCMOS	30
8.6.7 3.3 V PCI/PCIX	32
8.7. Memory Interface and Voltage Referenced I/O Standards	34
8.7.1 High-Speed Transceiver Logic (HSTL)	34
8.7.2 Stub-Series Terminated Logic	36
8.7.3 Stub-Series Terminated Logic 2.5 V (SSTL2)	36
8.7.4 Stub-Series Terminated Logic 1.8 V (SSTL18)	39
8.7.5 Stub-Series Terminated Logic 1.5 V (SSTL15)	41
8.7.6 Low Power Double Data Rate (LPDDR)	43
8.8. Differential I/O Standards	48
8.8.1 LVDS	48
8.8.2 B-LVDS	50
8.8.3 M-LVDS	51
8.8.4 Mini-LVDS	53
8.8.5 RSDS	54
8.8.6 LVPECL	56

Table of Contents

8.9. I/O Register Specifications	57
8.9.1 Input Register	57
8.9.2 Output/Enable Register	59
8.10. DDR Module Specification	61
8.10.1 Input DDR Module	61
8.10.2 Input DDR Timing Diagram	62
8.10.3 Timing Characteristics	63
8.10.4 Output DDR Module	64
8.10.5 Timing Characteristics	66
9. Logic Element Specifications	67
9.1. 4-input LUT (LUT-4)	67
9.1.1 Timing Characteristics	67
9.2. Sequential Module	68
9.2.1 Timing Characteristics	69
10. Global Resource Characteristics	69
11. FPGA Fabric SRAM	71
11.1. FPGA Fabric Large SRAM (LSRAM)	71
11.2. FPGA Fabric Micro SRAM (uSRAM)	78
12. Embedded NVM (eNVM) Characteristics	87
13. Crystal Oscillator	87
14. On-Chip Oscillator	89
15. Clock Conditioning Circuits (CCC)	89
16. JTAG	91
17. DEVRST_N Characteristics	91
18. System Controller SPI Characteristics	92
19. Mathblock Timing Characteristics	93
20. Flash*Freeze Timing Characteristics	95
21. DDR Memory Interface Characteristics	95
22. SFP Transceiver Characteristics	96
23. PCIe Electrical and Timing AC and DC Characteristics	96
24. SmartFusion2 Specifications	98
24.1. MSS Clock Frequency	98
24.2. SmartFusion2 Inter-Integrated Circuit (I ² C) Characteristics	98
24.3. Serial Peripheral Interface (SPI) Characteristics	100
25. CAN Controller Characteristics	102
26. USB Characteristics	102
27. IGLOO2 Specifications	103
27.1. HPMS Clock Frequency	103
27.2. IGLOO2 Serial Peripheral Interface (SPI) Characteristics	103
28. List of Changes	106

Table of Contents

29. Datasheet Categories	107
29.1. Categories	107
29.2. Product Brief	107
29.3. Advance	107
29.4. Preliminary	107
29.5. Production	107
30. Safety Critical, Life Support, and High-Reliability Applications Policy	108
31. Microsemi Corporate Headquarters	108



List of Figures

Figure 1. Timing Model	10
Figure 2. Input Buffer AC Loading	12
Figure 3. Output Buffer AC Loading	13
Figure 4. Tristate Buffer for Enable Path Test Point	14
Figure 5. Timing Model for Input Register	57
Figure 6. I/O Register Input Timing Diagram	57
Figure 7. Timing Model for Output/Enable Register	59
Figure 8. I/O Register Output Timing Diagram	60
Figure 9. Input DDR Module	61
Figure 10. Input DDR Timing Diagram	62
Figure 11. Output DDR Module	64
Figure 12. Output DDR Timing Diagram	65
Figure 13. LUT-4	67
Figure 14. Sequential Module	68
Figure 15. Sequential Module Timing Diagram	68
Figure 16. I ² C Timing Parameter Definition	100
Figure 17. SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	102
Figure 18. SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	105



List of Tables

Table 1. IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status	1
Table 2. Absolute Maximum Ratings	2
Table 3. Recommended Operating Conditions	3
Table 4. FPGA Operating Limits	4
Table 5. Embedded Flash Limits	5
Table 6. Device Storage Temperature and Retention	5
Table 7. Package Thermal Resistance	6
Table 8. Quiescent Supply Current Characteristics	7
Table 9. SmartFusion2 and IGLOO2 Quiescent Supply Current – Typical Process	8
Table 10. SmartFusion2 and IGLOO2 Quiescent Supply Current – Worst-Case Process	8
Table 11. Currents During Program Cycle, 0°C ≤ T _J ≤ 85°C, Typical Process	9
Table 12. Currents During Verify Cycle, 0°C ≤ T _J ≤ 85°C, Typical Process	9
Table 13. Inrush Currents at Power up, -40°C ≤ T _J ≤ 125°C, Typical Process	9
Table 14. Average Temperature and Voltage Derating Factors for Fabric Timing Delays	9
Table 15. Timing Model Parameters	11
Table 16. Maximum Data Rate Summary for Worst-Case Automotive Grade 2 Conditions	15
Table 17. Maximum Frequency Summary for Worst-Case Automotive Grade 2 Conditions	16
Table 18. Input Capacitance	17
Table 19. I/O Weak Pull-Up/Pull-Down Resistance Values for DDRIO, MSIO, and MSIOD Banks	17
Table 20. Schmitt Trigger Input Hysteresis	17
Table 21. LVTTTL/LVCMOS 3.3 V DC Voltage Specification (Applicable to MSIO I/O Bank Only)	18
Table 22. LVTTTL/LVCMOS 3.3 V Maximum Switching Speeds (Applicable to MSIO I/O Bank Only)	18
Table 23. LVTTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO Bank Only)	18
Table 24. LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Banks (Input Buffers)	19
Table 25. LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)	19
Table 26. LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications (Applicable to MSIO Bank* Only)	19
Table 27. LVCMOS 2.5 V DC Voltage Specification	20
Table 28. LVCMOS 2.5 V Maximum AC Switching Speeds	20
Table 29. LVCMOS 2.5 V AC Test Parameters and Driver Impedance Specifications	20
Table 30. LVCMOS 2.5 V AC Switching Characteristics for Receiver (Input Buffers)	21
Table 31. LVCMOS 2.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	21
Table 32. LVCMOS 2.5 V Transmitter Drive Strength Specifications	21
Table 33. LVCMOS 1.8 V DC Voltage Specification	23
Table 34. LVCMOS 1.8 V Maximum AC Switching Speeds	23
Table 35. LVCMOS 1.8 V Transmitter Drive Strength Specifications	23
Table 36. LVCMOS 1.8 V Transmitter Drive Strength Specifications	24
Table 37. LVCMOS 1.8 V AC Test Parameters and Driver Impedance Specifications	24
Table 38. LVCMOS 1.8 V AC Switching Characteristics for Receiver (Input Buffers)	25
Table 39. LVCMOS 1.8 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	25
Table 40. LVCMOS 1.5 V Minimum and Maximum DC Input and Output Levels	26
Table 41. LVCMOS 1.5 V Maximum AC Switching Speeds	27
Table 42. LVCMOS 1.5 V AC Test Parameters and Driver Impedance Specifications	27
Table 43. LVCMOS 1.5 V Transmitter Drive Strength Specifications	27
Table 44. LVCMOS 1.5 V AC Switching Characteristics for Receiver (Input Buffers)	28
Table 45. LVCMOS 1.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	28
Table 46. LVCMOS 1.2 V Minimum and Maximum DC Input and Output Levels	30
Table 47. LVCMOS 1.2 V Maximum AC Switching Speeds	30

Table 48. LVCMOS 1.2 V AC Calibrated Impedance and Test Parameters Specifications	30
Table 49. LVCMOS 1.2 V AC Switching Characteristics for Receiver (Input Buffers)	31
Table 50. LVCMOS 1.2 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers) 31	
Table 51. LVCMOS 1.2 V Transmitter Drive Strength Specifications	31
Table 52. PCI/PCI-X DC Voltage Specification (Applicable to MSIO Bank Only	32
Table 53. PCI/PCIX AC Switching Characteristics for Receiver (Input Buffers)	33
Table 54. PCI/PCIX AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	33
Table 55. PCI/PCI-X AC Specifications (Applicable to MSIO Bank Only)	33
Table 56. HSTL DC Voltage Specification (Applicable to DDRIO I/O Bank Only)	34
Table 57. HSTL15 AC Switching Characteristics for Receiver (Input Buffers)	35
Table 58. HSTL 15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	35
Table 59. HSTL AC Specifications (Applicable to DDRIO Bank Only)	35
Table 60. DDR1/SSTL2 Minimum and Maximum DC Input and Output Levels	36
Table 61. DDR1/SSTL2 AC Switching Characteristics for Receiver (Input Buffers)	37
Table 62. DDR1/SSTL2 AC Specifications	37
Table 63. DDR1/SSTL2 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	38
Table 64. DDR2/SSTL18 AC/DC Minimum and Maximum Input and Output Levels Specification	39
Table 65. DDR2/SSTL18 AC Switching Characteristics for Receiver (Input Buffers)	40
Table 66. DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)	40
Table 67. DDR2/SSTL18 AC Switching Characteristics for Transmitter (Output and Tristate Buffers) 41	
Table 68. DDR3 SSTL15 DC Voltage Specification (for DDRIO I/O Bank Only)	41
Table 69. DDR3/SSTL15 AC Switching Characteristics for Receiver (Input Buffers)	42
Table 70. DDR3/SSTL15 AC Specifications	42
Table 71. DDR3/SSTL15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers) 43	
Table 72. LPDDR AC/DC Specifications (for DDRIO IO Bank Only)	43
Table 73. LPDDR AC Switching Characteristics for Receiver (Input Buffers)	44
Table 74. LPDDR Maximum AC Switching Speeds (for DDRIO I/O Bank Only)	44
Table 75. LPDDR AC Specifications (for DDRIO IO Bank Only)	44
Table 76. LPDDR AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	45
Table 77. LPDDR-LVCMOS 1.8 V Mode, Minimum and Maximum DC Input and Output Levels (Applicable to DDRIO I/O Bank Only)	45
Table 78. LPDDR-LVCMOS 1.8 V Maximum AC Switching Speeds (Applicable to DDRIO I/O Bank Only)	45
Table 79. LPPDR - LVCMOS 1.8 V AC Switching Characteristics for Receiver (Input Buffers)	46
Table 80. LPDDR-LVCMOS 1.8 V AC Test Parameters and Driver Impedance Specifications (Applicable to DDRIO I/O Bank Only)	46
Table 81. LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification (Applicable to DDRIO I/O Bank Only)	46
Table 82. LPDDR - LVCMOS 1.8 V AC Switching Characteristics for Transmitter DDRIO I/O Bank (Output and Tristate Buffers)	47
Table 83. LVDS DC Voltage Specification	48
Table 84. LVDS AC Specifications	48
Table 85. LVDS25 Receiver Characteristics	49
Table 86. LVDS25 Transmitter Characteristics	49
Table 87. LVDS33 Receiver Characteristics	49
Table 88. LVDS33 Transmitter Characteristics	49
Table 89. B-LVDS DC Voltage Specification	50
Table 90. B-LVDS AC Specifications	50
Table 91. B-LVDS AC Switching Characteristics for Receiver (Input Buffers)	51
Table 92. B-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	51
Table 93. M-LVDS DC Voltage Specification	51
Table 94. M-LVDS AC Switching Characteristics for Receiver (Input Buffers)	52
Table 95. M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	52

Table 96. M-LVDS AC Specifications	52
Table 97. Mini-LVDS DC Voltage Specification	53
Table 98. Mini-LVDS AC Specifications	53
Table 99. Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)	54
Table 100. Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers) ...	54
Table 101. RSDS DC Voltage Specification	54
Table 102. RSDS AC Switching Characteristics for Receiver (Input Buffers)	55
Table 103. RSDS AC Specifications	55
Table 104. RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	56
Table 105. LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only)	56
Table 106. LVPECL Maximum AC Switching Speeds (Applicable to MSIO I/O Banks Only)	56
Table 107. LVPECL Receiver Characteristics	56
Table 108. Input Data Register Propagation Delays	58
Table 109. Output/Enable Data Register Propagation Delays	60
Table 110. Input DDR Propagation Delays	63
Table 111. Output DDR Propagation Delays	66
Table 112. Combinatorial Cell Propagation Delays	67
Table 113. Register Delays	69
Table 114. M2S090T Device Global Resource	69
Table 115. M2S025T Device Global Resource	69
Table 116. M2S010T Device Global Resource	70
Table 117. M2S005T Device Global Resource	70
Table 118. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1Kx18	71
Table 119. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2Kx9	72
Table 120. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4	73
Table 121. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2	74
Table 122. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1	75
Table 123. RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36	77
Table 124. uSRAM (RAM64x18) in 64x18 Mode	78
Table 125. uSRAM (RAM64x16) in 64x16 Mode	79
Table 126. uSRAM (RAM128x9) in 128x9 Mode	80
Table 127. uSRAM (RAM128x8) in 128x8 Mode	82
Table 128. uSRAM (RAM256x4) in 256x4 Mode	83
Table 129. uSRAM (RAM512x2) in 512x2 Mode	84
Table 130. uSRAM (RAM1024x1) in 1024x1 Mode	85
Table 131. eNVM Read Performance	87
Table 132. eNVM Page Programming	87
Table 133. Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)	87
Table 134. Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)	88
Table 135. Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)	88
Table 136. Electrical Characteristics of the 50 MHz RC Oscillator	89
Table 137. Electrical Characteristics of the 1 MHz RC Oscillator	89
Table 138. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification	89
Table 139. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications	90
Table 140. JTAG 1532	91
Table 141. DEVRST_N Characteristics	91
Table 142. System Controller SPI Characteristics	92
Table 143. Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)	92
Table 144. Mathblocks With All Registers Used	93
Table 145. Mathblock With Input Bypassed and Output Registers Used	93
Table 146. Mathblock With Input Register Used and Output in Bypass Mode	94
Table 147. Mathblock With Input and Output in Bypass Mode	94
Table 148. Flash*Freeze Entry and Exit Times	95

Table 149. DDR Memory Interface Characteristics	95
Table 150. SFP Transceiver Electrical Characteristics	96
Table 151. Transmitter Parameters	96
Table 152. Receiver Parameters	97
Table 153. SERDES Reference Clock AC Specifications	97
Table 154. HCSL Minimum and Maximum DC Input Levels (Applicable to SERDES REFCLK Only) .	97
Table 155. Maximum Frequency for MSS Main Clock	98
Table 156. I2C Characteristics	98
Table 157. HCSL Maximum AC Switching Speeds (Applicable to SERDES REFCLK Only)	98
Table 158. I2C Switching Characteristics	99
Table 159. SPI Characteristics	100
Table 160. CAN Controller Characteristics	102
Table 161. USB Characteristics	102
Table 162. Maximum Frequency for HPMS Main Clock	103
Table 163. SPI Characteristics	103

SmartFusion2 and IGLOO2 Automotive Grade 2 AC/DC Electrical Characteristics

1. Introduction

Microsemi®'s automotive grade SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) and IGLOO®2 FPGA families offer the best-in-class security, industry leading high reliability and lowest static power in a flash-based fabric. With a strong heritage of supplying to Military and Aviation customers, Microsemi automotive grade devices are ideally suited to meet the demands of the automotive industry providing the lowest total-cost-of-ownership. These next-generation devices integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated mathblocks, multiple embedded memory blocks, high-performance SERDES communications interfaces on a single chip with extended temperature support.

Automotive grade SmartFusion2 and IGLOO2 devices offer up to 90 K Logic Elements, up to 5 MB of embedded RAM, up to 4 SERDES lanes, up to 2 PCIe endpoints and integrated hard DDR3 memory controllers with single error correct and double error detect. IGLOO2 automotive grade devices integrate a high-performance memory subsystem (HPMS) with on-chip flash, 32 kbyte embedded SRAM, and multiple DMA controllers. SmartFusion2 automotive grade SoC FPGAs provide a low-power real time microcontroller subsystem (MSS) with an embedded ARM® Cortex™-M3 encapsulating the benefits of HPMS along with a rich set of industry standard peripherals including Ethernet, USB, and CAN.

SmartFusion2 and IGLOO2 FPGAs are the best alternative to ASICs and SRAM based FPGAs with their advantages of Zero FIT reliability, tamper-free advanced security, industry's lowest static power and supply assurance for long product lifetime support.

2. Device Status

The following SmartFusion2 and IGLOO2 devices are available. For more information on device status, refer to the "Datasheet Categories".

Table 1 • IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status

Design Security Device Densities	Status
005S	Production
010TS	Production
025TS	Production
060TS	Preliminary
090TS	Production

3. Product Briefs and Pin Descriptions

The product brief and pin descriptions are published separately:

- [PB0135: Automotive Grade IGLOO2 FPGAs Product Brief](#)
- [DS0124: IGLOO2 Pin Descriptions](#)
- [PB0136: Automotive Grade SmartFusion2 SoC FPGAs Product Brief](#)
- [DS0115: SmartFusion2 Pin Descriptions](#)

4. General Specifications

4.1 Operating Conditions

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in [Table 2](#) is not implied.

Table 2 • Absolute Maximum Ratings

Symbol	Parameter	Limits		Units	Notes
		Min	Max		
VDD	DC core supply voltage. Must always power this pin.	-0.3	1.32	V	-
VPP	Power supply for charge pumps (for normal operation and programming). Must always power this pin.	-0.3	3.63	V	-
MSS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	-0.3	3.63	V	-
HPMS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	-0.3	3.63	V	-
FDDR_PLL_VDDA	Analog power pad for FDDR PLL	-0.3	3.63	V	-
PLL0_PLL1_MSS_MDDR_VDDA	Analog power pad for MDDR PLL	-0.3	3.63	V	-
PLL0_PLL1_HPMS_MDDR_VDDA	Analog power pad for MDDR PLL	-0.3	3.63	V	-
CCC_XX[01]_PLL_VDDA	Analog power pad for PLL0–5	-0.3	3.63	V	-
SERDES_[01]_PLL_VDDA	High supply voltage for PLL SERDES[01]	-0.3	3.63	V	-
SERDES_[01]_L[0123]_VDDAPLL	Analog power for SERDES[01] PLL lane0 to lane3. This is a +2.5 V SERDES internal PLL supply.	-0.3	2.75	V	-
SERDES_[01]_L[0123]_VDDAIO	TX/RX analog I/O voltage. Low voltage power for the lanes of SERDESIF0. This is a +1.2 V SERDES PMA supply.	-0.3	1.32	V	-
SERDES_[01]_VDD	PCIe®/PCS power supply	-0.3	1.32	V	-
VDDIx	DC FPGA I/O buffer supply voltage for MSIO I/O Bank	-0.3	3.63	V	-
	DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O Banks	-0.3	2.75	V	-
VI	I/O Input voltage for MSIO I/O Bank	-0.3	3.63	V	-
	I/O Input voltage for MSIOD/DDRIO I/O Bank	-0.3	2.75	V	-
VPPNVM	Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to VPP.	-0.3	3.63	V	-
T _{STG}	Storage temperature	-65	150	°C	*
T _J	Junction temperature	-	135	°C	-

Note: * For flash programming and retention maximum limits, refer to [Table 4 on page 4](#). For recommended operating conditions, refer to [Table 3 on page 3](#).

Table 3 • Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Notes
Tj	Operating Junction Temperature	Automotive Grade 2	-40	25	125	°C	–
	Programming Junction Temperature	–	0	25	85	°C	–
		–	-40	25	100	°C	1
VDD	DC core supply voltage. Must always power this pin.	–	1.14	1.2	1.26	V	–
VPP	Power Supply for Charge Pumps (for Normal Operation and Programming) for 010 and 025 Devices	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
	Power Supply for Charge Pumps (for Normal Operation and Programming) for 090 devices	3.3 V Range	3.15	3.3	3.45	V	–
MSS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
HPMS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
FDDR_PLL_VDDA	Analog power pad for FDDR PLL	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
PLL0_PLL1_MSS_MDDR_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
PLL0_PLL1_HPMS_MDDR_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
CCC_XX[01]_PLL_VDDA	Analog power pad for PLL0-5	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
SERDES_[01]_PLL_VDDA	High supply voltage for PLL SERDES[01]	2.5 V Range	2.375	2.5	2.625	V	2
		3.3 V Range	3.15	3.3	3.45	V	2

Table 3 • Recommended Operating Conditions (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Notes
SERDES_[01]_L[0123]_VDDAPLL	Analog power for SERDES[01] PLL lanes 0-3. It is a +2.5 V SERDES internal PLL supply.	–	2.375	2.5	2.625	V	–
SERDES_[01]_L[0123]_VDDAIO	TX/RX analog I/O voltage. Low voltage power for the lanes of SERDESIF0. It is a +1.2 V SERDES PMA supply.	–	1.14	1.2	1.26	V	–
SERDES_[01]_VDD	PCIe/PCS Power supply	–	1.14	1.2	1.26	V	–
VDDIx	1.2 V DC supply voltage	–	1.14	1.2	1.26	V	–
	1.5 V DC supply voltage	–	1.425	1.5	1.575	V	–
	1.8 V DC supply voltage	–	1.71	1.8	1.89	V	–
	2.5 V DC supply voltage	–	2.375	2.5	2.625	V	–
	3.3 V DC supply voltage	–	3.15	3.3	3.45	V	–
	LVDS differential I/O	–	2.375	2.5	3.45	V	–
	BLVDS, MLVDS, Mini-LVDS, RSDS differential I/O	–	2.375	2.5	2.625	V	–
VDDIx	LVPECL differential I/O	–	3.15	3.3	3.45	V	–
	Reference Voltage Supply for FDDR (Bank0) and MDDR(Bank5)	–	0.49 × VDDIx	0.5 × VDDIx	0.51 × VDDIx	V	–
VPPNVM	Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to VPP	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–

Notes:

- Programming at this temperature range is available only with VPP in 3.3 V Range
- Power supply ramps must all be strictly monotonic, without plateaus.

Table 4 • FPGA Operating Limits

Product Grade	Element	Programming Temperature	Operating Temperature	Programming Cycles	Retention (Biased/Unbiased)	Note
Automotive Grade 2	FPGA	Min T _J = 0°C Max T _J = 85°C	Min T _J = -40°C Max T _J = 125°C	500	10 Years	–
		Min T _J = -40°C Max T _J = 100°C	Min T _J = -40°C Max T _J = 125°C	500	10 Years	*

Note: * Programming at Industrial temperature range is available only with VPP in 3.3V Range.

Table 5 • Embedded Flash Limits

Product Grade	Element	Programming Temperature	Maximum Operating Temperature	Programming Cycles	Retention (Biased/Unbiased)
Automotive Grade 2	Embedded flash	Min T _J = -40°C Max T _J = 125°C	Min T _J = -40°C Max T _J = 125°C	< 10,000 cycles per pages, up to one million cycles per eNVM array	10 Years

Table 6 • Device Storage Temperature and Retention

Product Grade	Storage Temperature (Tstg)	Retention
Automotive Grade 2	Min T _J = -40°C Max T _J = 125°C	10 Years

4.2 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to -1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100mA.

For AC signals, the input signal may overshoot during transitions to VCCI + 1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100mA.

Note: The above specification does not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant to the PCI standard including the PCI overshoot/undershoot specifications.

4.3 Thermal Characteristics

4.3.1 Introduction

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ 1 through EQ 3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad \text{EQ 1}$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad \text{EQ 2}$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad \text{EQ 3}$$

where

θ_{JA} = Junction-to-air thermal resistance

θ_{JB} = Junction-to-board thermal resistance

θ_{JC} = Junction-to-case thermal resistance

T_J = Junction temperature

T_A = Ambient temperature

T_B = Board temperature (measured 1.0 mm away from the package edge)

T_C = Case temperature

P = Total power dissipated by the device

Table 7 • Package Thermal Resistance

Product M2GL/M2S	θ_{JA}			θ_{JB}	θ_{JC}	Units
	Still Air	1.0 m/s	2.5 m/s			
005						
FGG484	19.36	15.81	14.63	9.74	5.27	°C/W
VFG256	41.30	38.16	35.30	28.41	3.94	°C/W
VFG400	20.19	16.94	15.41	8.86	4.95	°C/W
010						
FGG484	18.22	14.83	13.62	8.83	4.92	°C/W
VFG256	37.36	34.26	31.45	24.84	7.89	°C/W
VFG400	19.40	15.75	14.22	8.11	4.22	°C/W
025						
FGG484	17.03	13.66	12.45	7.66	4.18	°C/W
VFG256	33.85	30.59	27.85	21.63	6.13	°C/W
VFG400	18.36	14.89	13.36	7.12	3.41	°C/W
060						
FGG484	15.40	12.06	10.85	6.14	3.15	°C/W
VFG400	17.45	14.01	12.47	6.22	2.69	°C/W
FGG676	15.49	12.21	11.06	7.07	3.87	°C/W
090						
FGG484	14.64	11.37	10.16	5.43	2.77	°C/W
FGG676	14.52	11.19	10.37	6.17	3.24	°C/W

4.3.2 Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in actual performance of the product. It should be used with caution, but it is useful for comparing the thermal performance of one package to another.

The maximum power dissipation allowed is calculated using EQ 4.

$$\text{Maximum Power Allowed} = \frac{T_{J(\text{MAX})} - T_{A(\text{MAX})}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 125°C. EQ 5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL060TS-1FGG484 package at Automotive Grade 2 temperature and in still air, where:

$$\theta_{JA} = 15.4^\circ\text{C/W (taken from Table 7 on page 6).}$$

$$T_A = 105^\circ\text{C}$$

$$\text{Maximum Power Allowed} = \frac{125^\circ\text{C} - 105^\circ\text{C}}{15.4^\circ\text{C/W}} = 1.3 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink can be attached on top of the case, or the airflow inside the system must be increased.

4.3.3 Theta-JB

Junction-to-board thermal resistance (θ_{JB}) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from junction to board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

4.3.4 Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks. Constant temperature is applied to the surface in consideration and acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

5. Power Consumption

5.1 Quiescent Supply Current

Table 8 • Quiescent Supply Current Characteristics

Power Supplies/Blocks	Modes and Configurations		Notes
	Non-Flash*Freeze Mode	Flash*Freeze Mode	
FPGA Core	On	Off	–
VDD / SERDES_[01]_VDD	On	On	1
VPP / VPPNVM	On	On	–
MDDR_PLL_VDDA CCC_XX[01]_PLL_VDDA PLL0_PLL1_MDDR_VDDA FDDR_PLL_VDDA	0 V	0 V	–
SERDES_[01]_PLL_VDDA	0 V	0 V	3
SERDES_[01]_L[0123]_VDDAPLL / VDD_2V5	On	On	3
SERDES_[01]_L[0123]_VDDAIIO	On	On	3
VDDIx	On	On	2, 4
VREFx	On	On	–
MSSDDR CLK	32 kHz	32 kHz	–
RAM	On	Sleep state	–
HPMS Controller	50 MHz	50 MHz	–
50 MHz Oscillator (enable/disable)	Enabled	Disabled	–
1 MHz Oscillator (enable/disable)	Disabled	Disabled	–

Table 8 • Quiescent Supply Current Characteristics (continued)

Power Supplies/Blocks	Modes and Configurations		Notes
	Non-Flash*Freeze Mode	Flash*Freeze Mode	
Crystal Oscillator (enable/disable)	Disabled	Disabled	–

Notes:

1. SERDES_[01]_VDD Power Supply is shorted to VDD.
2. VDDix has been set to ON for test conditions as described. Banks on the east side should always be powered with the appropriate VDDI Bank supplies. For details on bank power supplies, refer to the “Recommendation for Unused Bank Supplies” table in the AC393: SmartFusion2 and IGLOO2 Board Design Guidelines Application Note.
3. SERDES and DDR blocks to be unused.
4. No Differential (that is to say, LVDS) I/O's or ODT attributes to be used.

Table 9 • SmartFusion2 and IGLOO2 Quiescent Supply Current – Typical Process

Parameter	Modes	Conditions	005	010	025	090	Units
			VDD=1.2 V	VDD=1.2 V	VDD=1.2 V	VDD=1.2 V	
IDC1	Non-Flash*Freeze	Typical (T _J = 25°C)	6.2	6.9	8.9	15.4	mA
		Automotive Grade 2 (T _J = 125°C)	60.9	73.0	106.4	217.5	mA
IDC2	Flash*Freeze	Typical (T _J = 25°C)	1.4	2.6	3.7	5.1	mA
		Automotive Grade 2 (T _J = 125°C)	33.5	55.6	74.2	99.5	mA

Table 10 • SmartFusion2 and IGLOO2 Quiescent Supply Current – Worst-Case Process

Parameter	Modes	Conditions	005	010	025	090	Units
			VDD=1.26 V	VDD=1.26 V	VDD=1.26 V	VDD=1.26 V	
IDC1	Non-Flash*Freeze	Automotive Grade 2 (T _J = 125°C)	114.9	151.5	227.4	443.1	mA
IDC2	Flash*Freeze	Automotive Grade 2 (T _J = 125°C)	81.1	127.2	144.2	195.0	mA

5.2. Programming Currents

The tables below represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

Table 11 • Currents During Program Cycle, 0°C ≤ T_J ≤ 85°C, Typical Process

Power Supplies	Voltage (V)	005	010	025	090	Units	Notes
VDD	1.26	46	53	55	42	mA	–
VPP	3.46	8	11	6	12	mA	–
VPPNVM	3.46	1	2	2	3	mA	*
VDDI	2.62	31	16	17	12	mA	–
	3.46	62	31	36	17	mA	–
Number of banks		7	8	8	9	–	–

*Note: * VPP and VPPNVM are internally shorted.*

Table 12 • Currents During Verify Cycle, 0°C ≤ T_J ≤ 85°C, Typical Process

Power Supplies	Voltage (V)	005	010	025	090	Units	Notes
VDD	1.26	44	53	55	41	mA	–
VPP	3.46	6	5	3	11	mA	–
VPPNVM	3.46	1	0	0	1	mA	*
VDDI	2.62	31	16	17	11	mA	–
	3.46	61	32	36	17	mA	–
Number of banks		7	8	8	9	–	–

*Note: * VPP and VPPNVM are internally shorted.*

Table 13 • Inrush Currents at Power up, -40°C ≤ T_J ≤ 125°C, Typical Process

Power Supplies	Voltage (V)	005	010	025	090	Units
VDD	1.26	36	53	78	98	mA
VPP	3.46	35	57	50	36	mA
VDDI	2.62	134	141	161	283	mA
Number of banks		7	8	8	9	–

6. Average Fabric Temperature and Voltage Derating Factors

Table 14 • Average Temperature and Voltage Derating Factors for Fabric Timing Delays
(Normalized to T_J = 125°C, Worst-Case VDD = 1.14 V)

Core Voltage VDD (V)	Junction Temperature (°C)							
	-55°C	-40°C	0°C	25°C	70°C	85°C	100°C	125°C
1.14	0.91	0.91	0.93	0.94	0.96	0.97	0.98	1.00
1.2	0.82	0.83	0.84	0.85	0.87	0.87	0.88	0.90
1.26	0.75	0.75	0.77	0.77	0.79	0.80	0.81	0.75

7. Timing Model




Figure 1 • Timing Model

Table 15 • Timing Model Parameters

Index	Parameter	Description	Speed Grade -1	Units	Notes
A	t_{PY}	Propagation Delay of DDR3 Receiver	1.672	ns	Refer to page 42 for more information
B	t_{CLKQ}	Clock-to-Q of the Input Data Register	0.165	ns	Refer to page 58 for more information
	t_{SUD}	Setup Time of the Input Data Register	0.369	ns	Refer to page 58 for more information
C	t_{RCKH}	Input High Delay for Global Clock	1.55	ns	Refer to page 69 - 69 for more information
	t_{RCKL}	Input Low Delay for Global Clock	0.861	ns	Refer to page 69 - 69 for more information
D	t_{PY}	Input Propagation Delay of LVDS Receiver	3.061	ns	Refer to page 49 for more information
E	t_{DP}	Propagation Delay of a three input AND Gate	0.217	ns	Refer to page 67 for more information
F	t_{DP}	Propagation Delay of a OR Gate	0.17	ns	Refer to page 67 for more information
G	t_{DP}	Propagation Delay of a LVDS Transmitter	2.299	ns	Refer to page 49 for more information
H	t_{DP}	Propagation Delay of a three input XOR Gate	0.236	ns	Refer to page 67 for more information
I	t_{DP}	Propagation Delay of LVCMOS 2.5 V Transmitter, Drive strength of 16mA on the MSIO Bank	2.717	ns	Refer to page 21 for more information
J	t_{DP}	Propagation Delay of a two input NAND Gate	0.17	ns	Refer to page 67 for more information
K	t_{DP}	Propagation Delay of LVCMOS 2.5 V Transmitter, Drive strength of 8mA on the MSIO Bank	2.594	ns	Refer to page 21 for more information
L	t_{CLKQ}	Clock-to-Q of the Data Register	0.112	ns	Refer to page 58 for more information
	t_{SUD}	Setup Time of the Data Register	0.262	ns	Refer to page 58 for more information
M	t_{DP}	Propagation Delay of a two input AND gate	0.17	ns	Refer to page 67 for more information
N	t_{OCLKQ}	Clock-to-Q of the Output Data Register	0.272	ns	Refer to page 60 for more information
	t_{OSUD}	Setup Time of the Output Data Register	0.196	ns	Refer to page 60 for more information


Table 15 • Timing Model Parameters (continued)

Index	Parameter	Description	Speed Grade -1	Units	Notes
O	t_{DP}	Propagation Delay of SSTL2, Class I Transmitter on the MSIO Bank	2.283	ns	Refer to page 38 for more information
P	t_{DP}	Propagation Delay of LVCMOS 1.5 V Transmitter, Drive strength of 12mA, fast slew on the DDRIO Bank	3.703	ns	Refer to page 28 for more information

8. User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the “I/Os” section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

8.1 Input Buffer and AC Loading


Figure 2 • Input Buffer AC Loading

8.2. Output Buffer and AC Loading




Figure 3 • Output Buffer AC Loading

8.3. Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The methodology of characterization is illustrated by the enable path test point shown in Figure 4.




Figure 4 • Tristate Buffer for Enable Path Test Point

8.4 I/O Speeds

Table 16 • Maximum Data Rate Summary for Worst-Case Automotive Grade 2 Conditions

Single-Ended I/O	MSIO	MSIOD	DDRIO	Units
PCI 3.3 V	560	–	–	Mbps
LVTTL 3.3 V	540	–	–	Mbps
LVC MOS 3.3 V	540	–	–	Mbps
LVC MOS 2.5 V	360	370	360	Mbps
LVC MOS 1.8 V	260	360	360	Mbps
LVC MOS 1.5 V	140	190	210	Mbps
LVC MOS 1.2 V	100	140	180	Mbps
LPDDR – LVC MOS 1.8 V Mode	–	–	360	Mbps
Voltage-Referenced I/O	MSIO	MSIOD	DDRIO	Units
LPDDR	–	–	360	Mbps
HSTL 1.5 V	–	–	360	Mbps
SSTL 2.5 V	450	480	360	Mbps
SSTL 1.8 V	–	–	600	Mbps
Voltage-Referenced I/O	MSIO	MSIOD	DDRIO	Units
SSTL 1.5 V	–	–	600	Mbps
Differential I/O	MSIO	MSIOD	DDRIO	Units
LVPECL (input only)	810	–	–	Mbps
LVDS 3.3 V	480	480	–	Mbps
LVDS 2.5 V	480	480	–	Mbps
RS DS	460	480	–	Mbps
BLVDS	450	–	–	Mbps
MLVDS	450	–	–	Mbps
Mini-LVDS	460	480	–	Mbps

Table 17 • Maximum Frequency Summary for Worst-Case Automotive Grade 2 Conditions

Single-Ended I/O	MSIO	MSIOD	DDRIO	Units
PCI 3.3 V	280	–	–	MHz
LVTTL 3.3 V	270	–	–	MHz
LVC MOS 3.3 V	270	–	–	MHz
LVC MOS 2.5 V	180	185	180	MHz
LVC MOS 1.8 V	130	180	180	MHz
LVC MOS 1.5 V	70	95	105	MHz
LVC MOS 1.2 V	50	70	90	MHz
LPDDR - LVC MOS 1.8 V mode	–	–	180	MHz
Voltage-Referenced I/O	MSIO	MSIOD	DDRIO	Units
LPDDR	–	–	180	MHz
HSTL 1.5 V	–	–	180	MHz
SSTL 2.5 V	225	240	180	MHz
SSTL 1.8 V	–	–	300	MHz
SSTL 1.5 V	–	–	300	MHz
Differential I/O	MSIO	MSIOD	DDRIO	Units
LVPECL (input only)	405	–	–	MHz
LVDS 3.3 V	240	240	–	MHz
LVDS 2.5 V	240	240	–	MHz
RS DS	230	240	–	MHz
BLVDS	225	–	–	MHz
MLVDS	225	–	–	MHz
Mini-LVDS	230	240	–	MHz