



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

DS0128
Datasheet
IGLOO2 FPGA and SmartFusion2 SoC FPGA





Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Contents

| | |
|--|----------|
| 1 Revision History | 1 |
| 1.1 Revision 11.0 | 1 |
| 1.2 Revision 10.0 | 1 |
| 1.3 Revision 9.0 | 1 |
| 1.4 Revision 8.0 | 2 |
| 1.5 Revision 7.0 | 2 |
| 1.6 Revision 6.0 | 2 |
| 1.7 Revision 5.0 | 2 |
| 1.8 Revision 4.0 | 2 |
| 1.9 Revision 3.0 | 3 |
| 1.10 Revision 2.0 | 3 |
| 1.11 Revision 1.0 | 3 |
| 2 IGLOO2 FPGA and SmartFusion2 SoC FPGA | 4 |
| 2.1 Device Status | 4 |
| 2.2 References | 5 |
| 2.3 Electrical Specifications | 5 |
| 2.3.1 Operating Conditions | 5 |
| 2.3.2 Power Consumption | 12 |
| 2.3.3 Average Fabric Temperature and Voltage Derating Factors | 14 |
| 2.3.4 Timing Model | 15 |
| 2.3.5 User I/O Characteristics | 17 |
| 2.3.6 Logic Element Specifications | 75 |
| 2.3.7 Global Resource Characteristics | 78 |
| 2.3.8 FPGA Fabric SRAM | 79 |
| 2.3.9 Programming Times | 94 |
| 2.3.10 Math Block Timing Characteristics | 103 |
| 2.3.11 Embedded NVM (eNVM) Characteristics | 104 |
| 2.3.12 SRAM PUF | 105 |
| 2.3.13 Non-Deterministic Random Bit Generator (NRBG) Characteristics | 106 |
| 2.3.14 Cryptographic Block Characteristics | 106 |
| 2.3.15 Crystal Oscillator | 107 |
| 2.3.16 On-Chip Oscillator | 109 |
| 2.3.17 Clock Conditioning Circuits (CCC) | 110 |
| 2.3.18 JTAG | 112 |
| 2.3.19 System Controller SPI Characteristics | 113 |
| 2.3.20 Power-up to Functional Times | 114 |
| 2.3.21 DEVRST_N Characteristics | 116 |
| 2.3.22 DEVRST_N to Functional Times | 116 |
| 2.3.23 Flash*Freeze Timing Characteristics | 119 |
| 2.3.24 DDR Memory Interface Characteristics | 120 |
| 2.3.25 SFP Transceiver Characteristics | 120 |
| 2.3.26 SerDes Electrical and Timing AC and DC Characteristics | 121 |
| 2.3.27 SmartFusion2 Specifications | 123 |
| 2.3.28 CAN Controller Characteristics | 128 |
| 2.3.29 USB Characteristics | 128 |
| 2.3.30 MMUART Characteristics | 129 |
| 2.3.31 IGLOO2 Specifications | 129 |

Figures

| | | |
|-----------|---|-----|
| Figure 1 | High Temperature Data Retention (HTR) | 9 |
| Figure 2 | Timing Model | 15 |
| Figure 3 | Input Buffer AC Loading | 17 |
| Figure 4 | Output Buffer AC Loading | 18 |
| Figure 5 | Tristate Buffer for Enable Path Test Point | 19 |
| Figure 6 | Timing Model for Input Register | 65 |
| Figure 7 | I/O Register Input Timing Diagram | 66 |
| Figure 8 | Timing Model for Output/Enable Register | 68 |
| Figure 9 | I/O Register Output Timing Diagram | 69 |
| Figure 10 | Input DDR Module | 70 |
| Figure 11 | Input DDR Timing Diagram | 71 |
| Figure 12 | Output DDR Module | 73 |
| Figure 13 | Output DDR Timing Diagram | 74 |
| Figure 14 | LUT-4 | 75 |
| Figure 15 | Sequential Module | 76 |
| Figure 16 | Sequential Module Timing Diagram | 77 |
| Figure 17 | Power-up to Functional Timing Diagram for SmartFusion2 | 115 |
| Figure 18 | Power-up to Functional Timing Diagram for IGLOO2 | 116 |
| Figure 19 | DEVRST_N to Functional Timing Diagram for SmartFusion2 | 117 |
| Figure 20 | DEVRST_N to Functional Timing Diagram for IGLOO2 | 119 |
| Figure 21 | I2C Timing Parameter Definition | 125 |
| Figure 22 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 128 |
| Figure 23 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 131 |

Tables

| | | |
|----------|--|----|
| Table 1 | IGLOO2 and SmartFusion2 Design Security Densities | 4 |
| Table 2 | IGLOO2 and SmartFusion2 Data Security Densities | 4 |
| Table 3 | Absolute Maximum Ratings | 5 |
| Table 4 | Recommended Operating Conditions | 6 |
| Table 5 | FPGA Operating Limits | 7 |
| Table 6 | Embedded Operating Flash Limits | 8 |
| Table 7 | Device Storage Temperature and Retention | 8 |
| Table 8 | High Temperature Data Retention (HTR) Lifetime | 8 |
| Table 9 | Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices | 10 |
| Table 10 | Quiescent Supply Current Characteristics | 12 |
| Table 11 | SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2$ V) – Typical Process | 12 |
| Table 12 | Currents During Program Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process | 13 |
| Table 13 | Currents During Verify Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process | 13 |
| Table 14 | SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26$ V) – Worst-Case Process | 13 |
| Table 15 | Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays | 14 |
| Table 16 | Inrush Currents at Power up, $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ – Typical Process | 14 |
| Table 17 | Timing Model Parameters | 15 |
| Table 18 | Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions | 19 |
| Table 19 | Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions | 20 |
| Table 20 | Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions | 20 |
| Table 21 | Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions | 20 |
| Table 22 | Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions | 21 |
| Table 23 | Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions | 21 |
| Table 24 | Input Capacitance, Leakage Current, and Ramp Time | 22 |
| Table 25 | I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank | 22 |
| Table 26 | I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank | 23 |
| Table 27 | I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank | 23 |
| Table 28 | Schmitt Trigger Input Hysteresis | 23 |
| Table 29 | LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only) | 24 |
| Table 30 | LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 31 | LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 32 | LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 33 | LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only) | 24 |
| Table 34 | LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 25 |
| Table 35 | LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 25 |
| Table 36 | LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only) | 25 |
| Table 37 | LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank | 25 |
| Table 38 | LVCMOS 2.5 V DC Recommended DC Operating Conditions | 26 |
| Table 39 | LVCMOS 2.5 V DC Input Voltage Specification | 26 |
| Table 40 | LVCMOS 2.5 V DC Output Voltage Specification | 26 |
| Table 41 | LVCMOS 2.5 V AC Minimum and Maximum Switching Speed | 26 |
| Table 42 | LVCMOS 2.5 V AC Calibrated Impedance Option | 26 |
| Table 43 | LVCMOS 2.5 V Receiver Characteristics (Input Buffers) | 27 |
| Table 44 | LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers) | 27 |
| Table 45 | LVCMOS 2.5 V AC Test Parameter Specifications | 27 |
| Table 46 | LVCMOS 2.5 V Transmitter Drive Strength Specifications | 27 |
| Table 47 | LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers) | 28 |
| Table 48 | LVCMOS 1.8 V DC Recommended Operating Conditions | 29 |
| Table 49 | LVCMOS 1.8 V DC Input Voltage Specification | 29 |
| Table 50 | LVCMOS 1.8 V DC Output Voltage Specification | 29 |

| | | |
|-----------|--|----|
| Table 51 | LVC MOS 1.8 V Minimum and Maximum AC Switching Speed | 29 |
| Table 52 | LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers) | 29 |
| Table 53 | LVC MOS 1.8 V Receiver Characteristics (Input Buffers) | 30 |
| Table 54 | LVC MOS 1.8 V AC Calibrated Impedance Option | 30 |
| Table 55 | LVC MOS 1.8 V AC Test Parameter Specifications | 30 |
| Table 56 | LVC MOS 1.8 V Transmitter Drive Strength Specifications | 30 |
| Table 57 | LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers) | 31 |
| Table 58 | LVC MOS 1.5 V DC Recommended Operating Conditions | 32 |
| Table 59 | LVC MOS 1.5 V DC Input Voltage Specification | 32 |
| Table 60 | LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank | 32 |
| Table 61 | LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank | 32 |
| Table 62 | LVC MOS 1.5 V DC Output Voltage Specification | 33 |
| Table 63 | LVC MOS 1.5 V AC Minimum and Maximum Switching Speed | 33 |
| Table 64 | LVC MOS 1.5 V AC Calibrated Impedance Option | 33 |
| Table 65 | LVC MOS 1.5 V AC Test Parameter Specifications | 33 |
| Table 66 | LVC MOS 1.5 V Transmitter Drive Strength Specifications | 33 |
| Table 67 | LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers) .. | 34 |
| Table 68 | LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 34 |
| Table 69 | LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) | 34 |
| Table 70 | LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .. | 34 |
| Table 71 | LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .. | 35 |
| Table 72 | LVC MOS 1.2 V DC Recommended DC Operating Conditions | 36 |
| Table 73 | LVC MOS 1.2 V DC Input Voltage Specification | 36 |
| Table 74 | LVC MOS 1.2 V DC Output Voltage Specification | 36 |
| Table 75 | LVC MOS 1.2 V Minimum and Maximum AC Switching Speed | 36 |
| Table 76 | LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) .. | 36 |
| Table 77 | LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) .. | 37 |
| Table 78 | LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 37 |
| Table 79 | LVC MOS 1.2 V AC Calibrated Impedance Option | 37 |
| Table 80 | LVC MOS 1.2 V AC Test Parameter Specifications | 37 |
| Table 81 | LVC MOS 1.2 V Transmitter Drive Strength Specifications | 37 |
| Table 82 | LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) | 38 |
| Table 83 | LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .. | 38 |
| Table 84 | LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .. | 38 |
| Table 85 | PCI/PCI-X DC Recommended Operating Conditions | 39 |
| Table 86 | PCI/PCI-X DC Input Voltage Specification | 39 |
| Table 87 | PCI/PCI-X DC Output Voltage Specification | 39 |
| Table 88 | PCI/PCI-X Minimum and Maximum AC Switching Speed | 39 |
| Table 89 | PCI/PCI-X AC Test Parameter Specifications | 39 |
| Table 90 | LVC MOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) .. | 39 |
| Table 91 | PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers) | 40 |
| Table 92 | PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers) | 40 |
| Table 93 | HSTL Recommended DC Operating Conditions | 40 |
| Table 94 | HSTL DC Input Voltage Specification | 40 |
| Table 95 | HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only | 41 |
| Table 96 | HSTL DC Differential Voltage Specification | 41 |
| Table 97 | HSTL AC Differential Voltage Specifications | 41 |
| Table 98 | HSTL Minimum and Maximum AC Switching Speed | 41 |
| Table 99 | HSTL Impedance Specification | 41 |
| Table 100 | HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) | 42 |
| Table 101 | HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) | 42 |
| Table 102 | HSTL AC Test Parameter Specification | 42 |
| Table 103 | DDR1/SSTL2 DC Recommended Operating Conditions | 43 |
| Table 104 | DDR1/SSTL2 DC Input Voltage Specification | 43 |
| Table 105 | DDR1/SSTL2 DC Output Voltage Specification | 43 |
| Table 106 | DDR1/SSTL2 DC Differential Voltage Specification | 43 |
| Table 107 | SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers) | 44 |

| | | |
|-----------|--|----|
| Table 108 | SSTL2 AC Differential Voltage Specifications | 44 |
| Table 109 | SSTL2 Minimum and Maximum AC Switching Speeds | 44 |
| Table 110 | SSTL2 AC Impedance Specifications | 44 |
| Table 111 | DDR1/SSTL2 AC Test Parameter Specifications | 44 |
| Table 112 | SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 45 |
| Table 113 | DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) | 45 |
| Table 114 | SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) | 45 |
| Table 115 | DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 45 |
| Table 116 | DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) | 45 |
| Table 117 | DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) | 45 |
| Table 118 | SSTL18 DC Recommended DC Operating Conditions | 46 |
| Table 119 | SSTL18 DC Input Voltage Specification | 46 |
| Table 120 | SSTL18 DC Output Voltage Specification | 46 |
| Table 121 | DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 46 |
| Table 122 | DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code | 47 |
| Table 123 | SSTL18 DC Differential Voltage Specification | 47 |
| Table 124 | SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only) | 47 |
| Table 125 | SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only) | 47 |
| Table 126 | SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only) | 47 |
| Table 127 | SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only) | 47 |
| Table 128 | SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only) | 48 |
| Table 129 | SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only) | 48 |
| Table 130 | DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers) | 48 |
| Table 131 | SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) | 49 |
| Table 132 | SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) | 49 |
| Table 133 | SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only) | 49 |
| Table 134 | SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only) | 49 |
| Table 135 | SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only) | 49 |
| Table 136 | DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only | 50 |
| Table 137 | DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers) | 50 |
| Table 138 | SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only) | 50 |
| Table 139 | LPDDR DC Recommended DC Operating Conditions | 51 |
| Table 140 | LPDDR DC Input Voltage Specification | 51 |
| Table 141 | LPDDR DC Output Voltage Specification Reduced Drive | 51 |
| Table 142 | LPDDR DC Output Voltage Specification Full Drive | 51 |
| Table 143 | LPDDR DC Differential Voltage Specification | 51 |
| Table 144 | LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes | 52 |
| Table 145 | LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers) | 52 |
| Table 146 | LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only) | 52 |
| Table 147 | LPDDR AC Specifications (for DDRIO I/O Bank Only) | 52 |
| Table 148 | LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only) | 52 |
| Table 149 | LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only) | 52 |
| Table 150 | LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions | 53 |
| Table 151 | LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification | 53 |
| Table 152 | LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification | 53 |
| Table 153 | LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds | 53 |
| Table 154 | LPDDR-LVCMOS 1.8 V Calibrated Impedance Option | 53 |
| Table 155 | LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers) | 53 |
| Table 156 | LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications | 54 |
| Table 157 | LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank | 54 |
| Table 158 | LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) | 54 |
| Table 159 | LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) | 54 |
| Table 160 | LVDS Recommended DC Operating Conditions | 55 |

| | | |
|-----------|---|----|
| Table 161 | LVDS DC Input Voltage Specification | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 56 |
| Table 163 | LVDS DC Output Voltage Specification | 56 |
| Table 164 | LVDS DC Differential Voltage Specification | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed | 56 |
| Table 166 | LVDS AC Impedance Specifications | 56 |
| Table 167 | LVDS AC Test Parameter Specifications | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only) | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed | 58 |
| Table 178 | B-LVDS AC Impedance Specifications | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers) | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers) | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers) | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers) | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only) | 60 |
| Table 187 | M-LVDS Differential Voltage Specification | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank | 60 |
| Table 189 | M-LVDS AC Impedance Specifications | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers) | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers) | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers) | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers) | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions | 63 |
| Table 204 | RSDS DC Input Voltage Specification | 63 |
| Table 205 | RSDS DC Output Voltage Specification | 63 |
| Table 206 | RSDS Differential Voltage Specification | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed | 63 |
| Table 208 | RSDS AC Impedance Specifications | 63 |
| Table 209 | RSDS AC Test Parameter Specifications | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers) | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers) | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers) | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 64 |

| | | |
|-----------|--|-----|
| Table 214 | LVPECL Recommended DC Operating Conditions | 64 |
| Table 215 | LVPECL Receiver Characteristics for MSIO I/O Bank | 65 |
| Table 216 | LVPECL DC Input Voltage Specification | 65 |
| Table 217 | LVPECL DC Differential Voltage Specification | 65 |
| Table 218 | LVPECL Minimum and Maximum AC Switching Speeds | 65 |
| Table 219 | Input Data Register Propagation Delays | 67 |
| Table 220 | Output/Enable Data Register Propagation Delays | 69 |
| Table 221 | Input DDR Propagation Delays | 71 |
| Table 222 | Output DDR Propagation Delays | 74 |
| Table 223 | Combinatorial Cell Propagation Delays | 76 |
| Table 224 | Register Delays | 77 |
| Table 225 | 150 Device Global Resource | 78 |
| Table 226 | 090 Device Global Resource | 78 |
| Table 227 | 050 Device Global Resource | 78 |
| Table 228 | 025 Device Global Resource | 78 |
| Table 229 | 010 Device Global Resource | 79 |
| Table 230 | 005 Device Global Resource | 79 |
| Table 231 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 | 79 |
| Table 232 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 | 80 |
| Table 233 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 | 81 |
| Table 234 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2 | 83 |
| Table 235 | RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1 | 84 |
| Table 236 | RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36 | 85 |
| Table 237 | μSRAM (RAM64x18) in 64 × 18 Mode | 86 |
| Table 238 | μSRAM (RAM64x16) in 64 × 16 Mode | 87 |
| Table 239 | μSRAM (RAM128x9) in 128 × 9 Mode | 88 |
| Table 240 | μSRAM (RAM128x8) in 128 × 8 Mode | 89 |
| Table 241 | μSRAM (RAM256x4) in 256 × 4 Mode | 91 |
| Table 242 | μSRAM (RAM512x2) in 512 × 2 Mode | 92 |
| Table 243 | μSRAM (RAM1024x1) in 1024 × 1 Mode | 93 |
| Table 244 | JTAG Programming (Fabric Only) | 94 |
| Table 245 | JTAG Programming (eNVM Only) | 95 |
| Table 246 | JTAG Programming (Fabric and eNVM) | 95 |
| Table 247 | 2 Step IAP Programming (Fabric Only) | 95 |
| Table 248 | 2 Step IAP Programming (eNVM Only) | 96 |
| Table 249 | 2 Step IAP Programming (Fabric and eNVM) | 96 |
| Table 250 | SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) | 96 |
| Table 251 | SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) | 96 |
| Table 252 | SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) | 97 |
| Table 253 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) | 97 |
| Table 254 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) | 97 |
| Table 255 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) | 98 |
| Table 256 | JTAG Programming (Fabric Only) | 99 |
| Table 257 | JTAG Programming (eNVM Only) | 99 |
| Table 258 | JTAG Programming (Fabric and eNVM) | 99 |
| Table 259 | 2 Step IAP Programming (Fabric Only) | 100 |
| Table 260 | 2 Step IAP Programming (eNVM Only) | 100 |
| Table 261 | 2 Step IAP Programming (Fabric and eNVM) | 100 |
| Table 262 | SmartFusion2 Cortex-M3 ISP Programming (Fabric Only) | 101 |
| Table 263 | SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) | 101 |
| Table 264 | SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM) | 101 |
| Table 265 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only) | 102 |
| Table 266 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) | 102 |
| Table 267 | Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM) | 102 |
| Table 268 | Math Blocks with all Registers Used | 103 |
| Table 269 | Math Block with Input Bypassed and Output Registers Used | 103 |
| Table 270 | Math Block with Input Register Used and Output in Bypass Mode | 104 |
| Table 271 | Math Block with Input and Output in Bypass Mode | 104 |
| Table 272 | eNVM Read Performance | 104 |

| | | |
|-----------|---|-----|
| Table 273 | eNVM Page Programming | 104 |
| Table 274 | SRAM PUF | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG) | 106 |
| Table 276 | Cryptographic Block Characteristics | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2 | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2 | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2 | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2 | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times | 119 |
| Table 294 | DDR Memory Interface Characteristics | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics | 120 |
| Table 296 | Transmitter Parameters | 121 |
| Table 297 | Receiver Parameters | 122 |
| Table 298 | SerDes Protocol Compliance | 122 |
| Table 299 | SerDes Reference Clock AC Specifications | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only) | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock | 123 |
| Table 303 | I2C Characteristics | 124 |
| Table 304 | I2C Switching Characteristics | 125 |
| Table 305 | SPI Characteristics for All Devices | 126 |
| Table 306 | CAN Controller Characteristics | 128 |
| Table 307 | USB Characteristics | 128 |
| Table 308 | MMUART Characteristics | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock | 129 |
| Table 310 | SPI Characteristics for All Devices | 129 |

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated [Table 24](#), page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added [Non-Deterministic Random Bit Generator \(NRBG\) Characteristics](#), page 106 (SAR 73114 and 79517).
- Added 060 device in [Table 282](#), page 110 (SAR 79860).
- Added [DEVRST_N to Functional Times](#), page 116 (SAR 73114).
- Added [Cryptographic Block Characteristics](#), page 106 (SAR 73114 and 79516).
- Update [Table 296](#), page 121 with VTX-AMP details (SAR 81756).
- Update note in [Table 297](#), page 122 (SAR 74570 and 80677).
- Update [Table 298](#), page 122 with generic EPICS details (SAR 75307).
- Added [Table 308](#), page 129 (SAR 50424).

1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to [AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note](#). (SAR 76865 and 76623).
- Added 060 device in [Table 4](#), page 6 (SAR 76383).
- Updated [Table 24](#), page 22 for ramp time input (SAR 72103).
- Added 060 device details in [Table 284](#), page 112 (SAR 74927).
- Updated [Table 290](#), page 116 for name change (SAR 74925).
- Updated [Table 283](#), page 111 for 060 FG676 Package details (SAR 78849).
- Updated [Table 305](#), page 126 for SmartFusion2 and [Table 310](#), page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated [Table 293](#), page 119 for Flash*Freeze entry and exit times (SAR 75329, 75330).
- Updated [Table 297](#), page 122 for RX-CID information (SAR 78271).
- Added [Table 8](#), page 8 and [Figure 1](#), page 9 (SAR 78932).
- Updated [Table 223](#), page 76 for timing characteristics and [Table 224](#), page 77(SAR 75998).
- Added [SRAM PUF](#), page 105 (SAR 64406).
- Added a footnote on digest cycle in [Table 5](#), page 7 (SAR 79812).

1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in [Table 5](#), page 7 (SAR 71506).
- Added a note in [Table 6](#), page 8 (SAR 74616).
- Added a note in [Figure 3](#), page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 74483).
- Updated programming currents for 060 in [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14.
- Added DEVRST_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in [Table 18](#), page 19 and [Table 21](#), page 20 (SAR 69829).
- Updated [Table 24](#), page 22 (SAR 69418).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, [Table 27](#), page 23 (SAR 74570).
- Updated all AC/DC table to link to the [Input Capacitance, Leakage Current, and Ramp Time](#), page 22 for reference (SAR 69418).

- Added [Table 244](#), page 94 and [Table 256](#), page 99 (SAR 73971).
- Updated the [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 71171).
- Added the [DEVRST_N Characteristics](#), page 116 (SAR 64100, 72103).
- Added [Table 298](#), page 122 (SAR 71897).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, and [Table 27](#), page 23 (SAR 74570).
- Added 060 devices in [Table 277](#), page 107, [Table 278](#), page 108, and [Table 279](#), page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in [Table 280](#), page 109 and [Table 281](#), page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in [Table 282](#), page 110 (SAR 68281).
- Updated [Table 293](#), page 119 for 060 devices (SAR 57828).
- Updated [Table 297](#), page 122 for CID value (SAR 70878).

1.4 Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated [Table 11](#), page 12 (SAR 69218).
- Updated [Table 12](#), page 13 (SAR 69218).
- Updated [Table 283](#), page 111 (SAR 69000).

1.5 Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated [Table 1](#), page 4 (SAR 68620).

1.6 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated [Table 5](#), page 7 (SAR 65949).
- Updated [Table 9](#), page 10 (SAR 62995).
- Updated [Table 123](#), page 47 and [Table 133](#), page 49 (SAR 67210).
- Added [Embedded NVM \(eNVM\) Characteristics](#), page 104 (SAR 52509).
- Updated [Table 277](#), page 107 (SAR 64855).
- Updated [Table 282](#), page 110 (SAR 65958 and SAR 56666).
- Added [DDR Memory Interface Characteristics](#), page 120 (SAR 66223).
- Added [SFP Transceiver Characteristics](#), page 120 (SAR 63105).
- Updated [Table 302](#), page 123 and [Table 309](#), page 129 (SAR 66314).

1.7 Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated [Table 1](#), page 4.
- Updated [Table 4](#), page 6 for T_J symbol information.
- Updated [Table 5](#), page 7 (SAR 63109).
- Updated [Table 9](#), page 10.
- Updated [Table 282](#), page 110 (SAR 62012).
- Added [Table 290](#), page 116 (SAR 64100).
- Added [Table 306](#), page 128, [Table 307](#), page 128 (SAR 50424).

1.8 Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated [Table 1](#), page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated [Figure 10](#), page 70. Removed inverter bubble from DDR_IN latch (SAR 61418).
- Updated [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 62836).

1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see [Table 9](#), page 10 (SAR 62002).

1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- [Table 1](#), page 4 was updated (SAR 59056).
- [Table 7](#), page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – [Table 5](#), page 7, [Table 7](#), page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in [Table 9](#), page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to [Table 9](#), page 10 (SAR 59384).
- TQ144 package was added to [Table 9](#), page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 59077).
- [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14 were added to verify Inrush currents (SAR 56348).
- [Table 18](#), page 19 and [Table 21](#), page 20 – I/O speeds were replaced.
- Max speed was changed in [Table 41](#), page 26 (SAR 57221) and in [Table 52](#), page 29 (SAR 57113).
- [Minimum and Maximum DC/AC Input and Output Levels Specification](#), page 29 and [Table 49](#), page 29–[Table 57](#), page 31 were added.
- Added Cload to [Table 89](#), page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement [Table 123](#), page 47, [Table 133](#), page 49, and [Table 144](#), page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR_IN latch in [Figure 10](#), page 70 (SAR 61418).
- QF waveform in [Figure 11](#), page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in [Table 237](#), page 86–[Table 243](#), page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the [Embedded NVM \(eNVM\) Characteristics](#), page 104 was added. [Table 277](#), page 107–[Table 281](#), page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to [Table 282](#), page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in [Table 282](#), page 110 and [Table 283](#), page 111 (SAR 60799).
- Device 025 specifications were added to [Table 283](#), page 111 (SAR 51625).
- JTAG [Table 284](#), page 112 was replaced (SAR 51188).
- Flash*Freeze [Table 293](#), page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in [Table 300](#), page 123 and [Table 301](#), page 123 (SAR 50748).
- Tir and Tif parameters were added to [Table 303](#), page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

2 IGLOO2 FPGA and SmartFusion2 SoC FPGA

Microsemi's mainstream SmartFusion®2 SoC and IGLOO®2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated math blocks, multiple embedded memory blocks, and high-performance SerDes communication interfaces on a single chip. Both families benefit from low-power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to 5 MBs of embedded RAM, up to 16 SerDes lanes, and up to four PCI Express Gen 2 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 devices integrate an entire low-power, real-time microcontroller subsystem (MSS) with a rich set of industry-standard peripherals including Ethernet, USB, and CAN, while IGLOO2 devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

2.1 Device Status

The following table shows the design security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

Table 1 • IGLOO2 and SmartFusion2 Design Security Densities

| Design Security Device Densities | Status |
|----------------------------------|------------|
| 005 | Production |
| 010, 010T | Production |
| 025, 025T | Production |
| 050, 050T | Production |
| 060, 060T | Production |
| 090, 090T | Production |
| 150, 150T | Production |

The following table shows the data security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

Table 2 • IGLOO2 and SmartFusion2 Data Security Densities

| Data Security Device Densities | Status |
|--------------------------------|------------|
| 005S | Production |
| 010TS | Production |
| 025TS | Production |
| 050TS | Production |
| 060TS | Production |
| 090TS | Production |
| 150TS | Production |

2.2 References

The following documents are recommended references:

- *PB0121: IGLOO2 Product Brief*
- *DS0124: IGLOO2 Pin Descriptions*
- *PB0115: SmartFusion2 SoC FPGA Product Brief*
- *DS0115: SmartFusion2 Pin Descriptions*

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

2.3 Electrical Specifications

2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

Table 3 • Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|---|-----------------------------|------|------|------|
| DC core supply voltage. Must always power this pin. | V _{DD} | -0.3 | 1.32 | V |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin. | V _{PP} | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | MSS_MDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | HPMS_MDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for FDDR PLL | FDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | PLL0_PLL1_MSS_MDDR_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | PLL0_PLL1_HPMS_MDDR_VDDA | -0.3 | 3.63 | V |
| Analog power pad for PLL0–5 | CCC_XX[01]_PLL_VDDA | -0.3 | 3.63 | V |
| High supply voltage for PLL SerDes[01] | SERDES_[01]_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply. | SERDES_[01]_L[0123]_VDDAPLL | -0.3 | 2.75 | V |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesI0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO | -0.3 | 1.32 | V |
| PCIe/PCS power supply | SERDES_[01]_VDD | -0.3 | 1.32 | V |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank | V _{DDIx} | -0.3 | 3.63 | V |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks | V _{DDIx} | -0.3 | 2.75 | V |
| I/O Input voltage for MSIO I/O bank | V _I | -0.3 | 3.63 | V |
| I/O Input voltage for MSIOD/DDRIO I/O bank | V _I | -0.3 | 2.75 | V |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to V _{PP} . | V _{PPNVM} | -0.3 | 3.63 | V |
| Storage temperature ¹ | T _{STG} | -65 | 150 | °C |
| Junction temperature | T _J | -55 | 135 | °C |

- For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

Table 4 • Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
|---|---------------------------------|-------|-----|-------|------|-------------|
| Operating junction temperature | T _J | 0 | 25 | 85 | °C | Commercial |
| | | -40 | 25 | 100 | °C | Industrial |
| Programming junction temperatures ¹ | T _J | 0 | 25 | 85 | °C | Commercial |
| | | -40 | 25 | 100 | °C | Industrial |
| DC core supply voltage. Must always power this pin. | V _{DD} | 1.14 | 1.2 | 1.26 | V | |
| Power supply for charge pumps (for normal operation and programming) for the 005, 010, 025, 050, 060 devices | V _{PP} | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Power supply for charge pumps (for normal operation and programming) for the 090 and 150 devices | V _{PP} | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Analog power pad for MDDR PLL | MSS_MDDR_PLL_VDDA | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Analog power pad for MDDR PLL | HPMS_MDDR_PLL_VDDA | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Analog power pad for FDDR PLL | FDDR_PLL_VDDA | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Analog power pad for MDDR PLL | PLL0_PLL1_MSS_MDDR_V DDA | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Analog power pad for MDDR PLL | PLL0_PLL1_HPMS_MDDR_ VDDA | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Analog power pad for PLL0 to PLL5 | CCC_XX[01]_PLL_VDDA | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| High supply voltage for PLL SerDes[01] | SERDES_[01]_PLL_VDDA | 2.375 | 2.5 | 2.625 | V | 2.5 V range |
| | | 3.15 | 3.3 | 3.45 | V | 3.3 V range |
| Analog power for SerDes[01] PLL Lane 0 to Lane 3. This is a 2.5 V SerDes internal PLL supply. | SERDES_[01]_L[0123]_VD DAPLL | 2.375 | 2.5 | 2.625 | V | |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VD DAIO | 1.14 | 1.2 | 1.26 | V | |
| PCIe/PCS power supply | SERDES_[01]_VDD | 1.14 | 1.2 | 1.26 | V | |
| 1.2 V DC supply voltage | V _{DD1x} | 1.14 | 1.2 | 1.26 | V | |
| 1.5 V DC supply voltage | V _{DD1x} | 1.425 | 1.5 | 1.575 | V | |
| 1.8 V DC supply voltage | V _{DD1x} | 1.71 | 1.8 | 1.89 | V | |
| 2.5 V DC supply voltage | V _{DD1x} | 2.375 | 2.5 | 2.625 | V | |

Table 4 • Recommended Operating Conditions (continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
|--|-------------|----------------------|---------------------|----------------------|--------|----------------------------|
| 3.3 V DC supply voltage | V_{DDIx} | 3.15 | 3.3 | 3.45 | V | |
| LVDS differential I/O | V_{DDIx} | 2.375 | 2.5 | 3.45 | V | |
| B-LVDS, M-LVDS, Mini-LVDS, RSIDS differential I/O | V_{DDIx} | 2.375 | 2.5 | 2.625 | V | |
| LVPECL differential I/O | V_{DDIx} | 3.15 | 3.3 | 3.45 | V | |
| Reference voltage supply for FDDR (Bank0) and MDDR (Bank5) | V_{REFx} | 0.49 × V_{DDIx} | 0.5 × V_{DDIx} | 0.51 × V_{DDIx} | V | |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to V_{PP} . | V_{PPNVM} | 2.375 3.15 | 2.5 3.3 | 2.625 3.45 | V V | 2.5 V range 3.3 V range |

1. Programming at Industrial temperature range is available only with $V_{PP} = 3.3$ V.

Note: Power supply ramps must all be strictly monotonic, without plateaus.

Table 5 • FPGA Operating Limits

| Product Grade | Element | Programming Temperature | Operating Temperature | Programming Cycles | Digest Temperature | Digest Cycles | Retention (Biased/Unbiased) |
|-------------------------|---------|--|--|--------------------|--|---------------|-----------------------------|
| Commercial | FPGA | Min $T_J = 0$ °C Max $T_J = 85$ °C | Min $T_J = 0$ °C Max $T_J = 85$ °C | 500 | Min $T_J = 0$ °C Max $T_J = 85$ °C | 2000 | 20 years |
| Industrial ¹ | FPGA | Min $T_J = -40$ °C Max $T_J = 100$ °C | Min $T_J = -40$ °C Max $T_J = 100$ °C | 500 | Min $T_J = -40$ °C Max $T_J = 100$ °C | 2000 | 20 years |

1. Programming at Industrial temperature range is available only with $V_{PP} = 3.3$ V.

Note: The retention specification is defined as the total number of programming and digest cycles. For example, 20 years of retention after 500 programming cycles.

Note: The digest cycle specification is 2000 digest cycles for every program cycle with a maximum of 500 programming cycles.

Note: If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

The following table lists the embedded operating flash limits.

Table 6 • Embedded Operating Flash Limits

| Product Grade | Element | Programming Temperature | Maximum Operating Temperature | Programming Cycles | Retention (Biased/Unbiased) |
|---------------|----------------|-------------------------------|-------------------------------|---|---|
| Commercial | Embedded flash | Min $T_J = 0^\circ\text{C}$ | Min $T_J = 0^\circ\text{C}$ | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | Max $T_J = 85^\circ\text{C}$ | Max $T_J = 85^\circ\text{C}$ | Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$ | < 10000 cycles per page, up to 20 million cycles per eNVM array |
| Industrial | Embedded flash | Min $T_J = -40^\circ\text{C}$ | Min $T_J = -40^\circ\text{C}$ | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | Max $T_J = 100^\circ\text{C}$ | Max $T_J = 100^\circ\text{C}$ | Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$ | < 10000 cycles per page, up to 20 million cycles per eNVM array |

Note: If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.


Table 7 • Device Storage Temperature and Retention

| Product Grade | Storage Temperature (T_{stg}) | Retention |
|---------------|--|-----------|
| Commercial | Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$ | 20 years |
| Industrial | Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$ | 20 years |

Table 8 • High Temperature Data Retention (HTR) Lifetime

| T_J (C) | HTR Lifetime ¹ (yrs) |
|-----------|---------------------------------|
| 90 | 20.5 |
| 95 | 20.5 |
| 100 | 20.5 |
| 105 | 17.0 |
| 110 | 15.0 |
| 115 | 13.0 |
| 120 | 11.5 |
| 125 | 10.0 |
| 130 | 8.0 |
| 135 | 6.0 |
| 140 | 4.5 |
| 145 | 3.0 |
| 150 | 1.5 |

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

Figure 1 • High Temperature Data Retention (HTR)

2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to -1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to $V_{CC1} + 1.0\text{ V}$ for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

Note: The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

where

- θ_{JA} = Junction-to-air thermal resistance
- θ_{JB} = Junction-to-board thermal resistance
- θ_{JC} = Junction-to-case thermal resistance
- T_J = Junction temperature
- T_A = Ambient temperature
- T_B = Board temperature (measured 1.0 mm away from the package edge)
- T_C = Case temperature
- P = Total power dissipated by the device

Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices

| Device | Still Air | 1.0 m/s | 2.5 m/s | θ_{JB} | θ_{JC} | Unit |
|------------|-----------|---------------|---------|---------------|---------------|------|
| | | θ_{JA} | | | | |
| 005 | | | | | | |
| FG484 | 19.36 | 15.81 | 14.63 | 9.74 | 5.27 | °C/W |
| VF256 | 41.30 | 38.16 | 35.30 | 28.41 | 3.94 | °C/W |
| VF400 | 20.19 | 16.94 | 15.41 | 8.86 | 4.95 | °C/W |
| TQ144 | 42.80 | 36.80 | 34.50 | 37.20 | 10.80 | °C/W |
| 010 | | | | | | |
| FG484 | 18.22 | 14.83 | 13.62 | 8.83 | 4.92 | °C/W |
| VF256 | 37.36 | 34.26 | 31.45 | 24.84 | 7.89 | °C/W |
| VF400 | 19.40 | 15.75 | 14.22 | 8.11 | 4.22 | °C/W |
| TQ144 | 38.60 | 32.60 | 30.30 | 31.80 | 8.60 | °C/W |
| 025 | | | | | | |
| FG484 | 17.03 | 13.66 | 12.45 | 7.66 | 4.18 | °C/W |
| VF256 | 33.85 | 30.59 | 27.85 | 21.63 | 6.13 | °C/W |
| VF400 | 18.36 | 14.89 | 13.36 | 7.12 | 3.41 | °C/W |
| FCS325 | 29.17 | 24.87 | 23.12 | 14.44 | 2.31 | °C/W |
| 050 | | | | | | |
| FG484 | 15.29 | 12.19 | 10.99 | 6.27 | 3.24 | °C/W |
| FG896 | 14.70 | 12.50 | 10.90 | 7.20 | 4.90 | °C/W |
| VF400 | 17.53 | 14.17 | 12.63 | 6.32 | 2.81 | °C/W |
| FCS325 | 27.38 | 23.18 | 21.41 | 12.47 | 1.59 | °C/W |
| 060 | | | | | | |
| FG484 | 15.40 | 12.06 | 10.85 | 6.14 | 3.15 | °C/W |
| FG676 | 15.49 | 12.21 | 11.06 | 7.07 | 3.87 | °C/W |
| VF400 | 17.45 | 14.01 | 12.47 | 6.22 | 2.69 | °C/W |
| FCS325 | 27.03 | 22.91 | 21.25 | 12.33 | 1.54 | °C/W |
| 090 | | | | | | |
| FG484 | 14.64 | 11.37 | 10.16 | 5.43 | 2.77 | °C/W |
| FG676 | 14.52 | 11.19 | 10.37 | 6.17 | 3.24 | °C/W |
| FCS325 | 26.63 | 22.26 | 20.13 | 14.24 | 2.50 | °C/W |

Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices (continued)

| Device | Still Air | 1.0 m/s | 2.5 m/s | θ_{JC} | Unit |
|------------|---------------|---------------|---------|---------------|------|
| | θ_{JA} | θ_{JB} | | | |
| 150 | | | | | |
| FC1152 | 9.08 | 6.81 | 5.87 | 2.56 | °C/W |
| FCS536 | 15.01 | 12.06 | 10.76 | 3.69 | °C/W |
| FCV484 | 16.21 | 13.11 | 11.84 | 6.73 | °C/W |

2.3.1.2.1 Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in the actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package with another.

The maximum power dissipation allowed is calculated using EQ4.

$$\text{Maximum power allowed} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100 °C. EQ5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050T-FG896 package at commercial temperature and in still air, where:

$$\theta_{JA} = 14.7 \text{ °C/W} \text{ (taken from Table 9, page 10).}$$

$$T_A = 85 \text{ °C}$$

$$\text{Maximum power allowed} = \frac{100 \text{ °C} - 85 \text{ °C}}{14.7 \text{ °C/W}} = 1.088 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink may be attached to the top of the case, or the airflow inside the system must be increased.

2.3.1.2.2 Theta-JB

Junction-to-board thermal resistance (θ_{JB}) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from the junction to the board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

2.3.1.2.3 Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable to packages used with external heat sinks. Constant temperature is applied to the surface, which acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

2.3.1.3 ESD Performance

See [RT0001: Microsemi Corporation - SoC Products Reliability Report](#) for information about ESD.

2.3.2 Power Consumption

The following sections describe the power consumptions of the devices.

2.3.2.1 Quiescent Supply Current

Table 10 • Quiescent Supply Current Characteristics

| Power Supplies/Blocks | Modes and Configurations | |
|---|--------------------------|--------------|
| | Non-Flash*Freeze | Flash*Freeze |
| FPGA Core | On | Off |
| V _{DD} /SERDES_[01]_VDD ¹ | On | On |
| V _{PP} /V _{PPNVM} | On | On |
| HPMS_MDDR_PLL_VDDA/FDDR_PLL_VDDA/ CCC_XX[01]_PLL_VDDA/PLL0_PLL1_HPMs_MDDR_VDD A | 0 V | 0 V |
| SERDES_[01]_PLL_VDDA ² | 0 V | 0 V |
| SERDES_[01]_L[0123]_VDDAPLL/VDD_2V5 ² | On | On |
| SERDES_[01]_L[0123]_VDDAIIO ² | On | On |
| V _{DDI} ^{3, 4} | On | On |
| V _{REF} x | On | On |
| MSSDDR CLK | 32 kHz | 32 kHz |
| RAM | On | Sleep state |
| System controller | 50 MHz | 50 MHz |
| 50 MHz oscillator (enable/disable) | Enable | Disabled |
| 1 MHz oscillator (enable/disable) | Disabled | Disabled |
| Crystal oscillator (enable/disable) | Disabled | Disabled |

1. SERDES_[01]_VDD Power Supply is shorted to V_{DD}.
2. SerDes and DDR blocks to be unused.
3. V_{DDI} has been set to ON for test conditions as described. Banks on the east side should always be powered with the appropriate V_{DDI} bank supplies. For details on bank power supplies, see “Recommendation for Unused Bank Supplies” table in the [AC393: SmartFusion2 and IGLOO2 Board Design Guidelines Application Note](#).
4. No Differential (that is to say, LVDS) I/Os or ODT attributes to be used.

Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current (V_{DD} = 1.2 V) – Typical Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|------------------|------|------|------|-------|-------|-------|-------|------|--------------------------------------|
| IDC1 | Non-Flash*Freeze | 6.2 | 6.9 | 8.9 | 13.1 | 15.3 | 15.4 | 27.5 | mA | Typical (T _J = 25 °C) |
| | | 24.0 | 28.4 | 40.6 | 67.8 | 80.6 | 81.4 | 144.7 | mA | Commercial (T _J = 85 °C) |
| | | 35.2 | 41.9 | 60.5 | 102.1 | 121.4 | 122.6 | 219.1 | mA | Industrial (T _J = 100 °C) |

Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2$ V) – Typical Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|--------------|------|------|------|------|------|------|------|------|---------------------------------|
| IDC2 | Flash*Freeze | 1.4 | 2.6 | 3.7 | 5.1 | 5.0 | 5.1 | 8.9 | mA | Typical ($T_J = 25$ °C) |
| | | 12.0 | 20.0 | 26.6 | 35.3 | 35.4 | 35.7 | 57.8 | mA | Commercial ($T_J = 85$ °C) |
| | | 18.5 | 30.8 | 41.0 | 54.5 | 54.5 | 55.0 | 89.0 | mA | Industrial ($T_J = 100$ °C) |

Table 12 • SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26$ V) – Worst-Case Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|------------------|------|------|-------|-------|-------|-------|-------|------|---------------------------------|
| IDC1 | Non-Flash*Freeze | 43.8 | 57.0 | 84.6 | 132.3 | 161.4 | 163.0 | 242.5 | mA | Commercial ($T_J = 85$ °C) |
| | | 65.3 | 85.7 | 127.8 | 200.9 | 245.4 | 247.8 | 369.0 | mA | Industrial ($T_J = 100$ °C) |
| IDC2 | Flash*Freeze | 29.1 | 45.6 | 51.7 | 62.7 | 69.3 | 70.0 | 84.8 | mA | Commercial ($T_J = 85$ °C) |
| | | 44.9 | 70.3 | 79.7 | 96.5 | 106.8 | 107.8 | 130.6 | mA | Industrial ($T_J = 100$ °C) |

2.3.2.2 Programming Currents

The following tables represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

Table 13 • Currents During Program Cycle, 0 °C $\leq T_J \leq 85$ °C – Typical Process

| Power Supplies | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 ¹ | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| V_{DD} | 1.26 | 46 | 53 | 55 | 58 | 30 | 42 | 52 | mA |
| V_{PP} | 3.46 | 8 | 11 | 6 | 10 | 9 | 12 | 12 | mA |
| V_{PPNVM} | 3.46 | 1 | 2 | 2 | 3 | 3 | 3 | | mA |
| V_{DDI} | 2.62 | 31 | 16 | 17 | 1 | 12 | 12 | 81 | mA |
| | 3.46 | 62 | 31 | 36 | 1 | 12 | 17 | 84 | mA |
| Number of banks | | 7 | 8 | 8 | 10 | 10 | 9 | 19 | |

1. V_{PP} and V_{PPNVM} are internally shorted.

Table 14 • Currents During Verify Cycle, 0 °C $\leq T_J \leq 85$ °C – Typical Process

| Power Supplies | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 ¹ | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| V_{DD} | 1.26 | 44 | 53 | 55 | 58 | 33 | 41 | 51 | mA |
| V_{PP} | 3.46 | 6 | 5 | 3 | 15 | 8 | 11 | 12 | mA |
| V_{PPNVM} | 3.46 | 1 | 0 | 0 | 1 | 1 | 1 | | mA |
| V_{DDI} | 2.62 | 31 | 16 | 17 | 1 | 12 | 11 | 81 | mA |
| | 3.46 | 61 | 32 | 36 | 1 | 12 | 17 | 84 | mA |
| Number of banks | | 7 | 8 | 8 | 10 | 10 | 9 | 19 | |

1. V_{PP} and V_{PPNVM} are internally shorted.

Table 15 • Inrush Currents at Power up, $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ – Typical Process

| Power Supplies | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
| V_{DD} | 1.26 | 25 | 32 | 38 | 48 | 45 | 77 | 109 | mA |
| V_{PP} | 3.46 | 33 | 49 | 36 | 180 | 13 | 36 | 51 | mA |
| V_{DDI} | 2.62 | 134 | 141 | 161 | 187 | 93 | 272 | 388 | mA |
| Number of banks | | 7 | 8 | 8 | 10 | 10 | 9 | 19 | |

2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to $T_J = 85^{\circ}\text{C}$, in worst-case $V_{DD} = 1.14\text{ V}$.


Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays

| Array Voltage V_{DD} (V) | -40°C | 0°C | 25°C | 70°C | 85°C | 100°C |
|----------------------------|-----------------------|---------------------|----------------------|----------------------|----------------------|-----------------------|
| 1.14 | 0.83 | 0.89 | 0.92 | 0.98 | 1.00 | 1.02 |
| 1.2 | 0.75 | 0.80 | 0.83 | 0.89 | 0.91 | 0.93 |
| 1.26 | 0.69 | 0.73 | 0.76 | 0.81 | 0.83 | 0.85 |

2.3.4 Timing Model

This section describes timing model and timing parameters.

Figure 2 • Timing Model



The following table lists the timing model parameters in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 17 • Timing Model Parameters

| Index | Symbol | Description | -1 | Unit | For More Information |
|-------|-------------|---|-------|------|--|
| A | T_{PY} | Propagation delay of DDR3 receiver | 1.605 | ns | See Table 137, page 50 |
| B | T_{ICLKQ} | Clock-to-Q of the input data register | 0.16 | ns | See Table 221, page 71 |
| | T_{ISUD} | Setup time of the input data register | 0.357 | ns | See Table 221, page 71 |
| C | T_{RCKH} | Input high delay for global clock | 1.53 | ns | See Table 227, page 78 |
| | T_{RCKL} | Input low delay for global clock | 0.897 | ns | See Table 227, page 78 |
| D | T_{PY} | Input propagation delay of LVDS receiver | 2.774 | ns | See Table 167, page 56 |
| E | T_{DP} | Propagation delay of a three-input AND gate | 0.198 | ns | See Table 223, page 76 |