# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






## M41T11

## Serial real-time clock (RTC) with 56 bytes of NVRAM

### Features


- Counters for seconds, minutes, hours, day, date, month, years and century
- 32 KHz crystal oscillator integrating load capacitance (12.5 pF) providing exceptional oscillator stability and high crystal series resistance operation
- Serial interface supports I<sup>2</sup>C bus (100 kHz protocol)
- Ultra-low battery supply current of 0.8 µA (typ. at 3 V)
- 2.0 to 5.5 V clock operating voltage
- Automatic switchover and deselect circuitry
- 56 bytes of general purpose RAM
- Software clock calibration to compensate crystal deviation due to temperature
- Automatic leap year compensation
- Operating temperature of -40 to 85°C
- Packaging includes a 28-lead SOIC and SNAPHAT<sup>®</sup> top (to be ordered separately; 3.3 V to 5.0 V supply voltage only)
- RoHS compliant
  - Lead-free second level interconnect



This is information on a product in full production.

## Contents

1	Desc	iption	5		
2	Ope	eration			
	2.1	2-wire bus characteristics	8		
		2.1.1 Bus not busy	8		
		2.1.2 Start data transfer	8		
		2.1.3 Stop data transfer	9		
		2.1.4 Data valid	9		
		2.1.5 Acknowledge	9		
	2.2	Read mode 1	1		
	2.3	Write mode 1	3		
	2.4	Data retention mode 1	3		
3	Cloc	operation	4		
	3.1	Clock calibration	5		
	3.2	Output driver pin	6		
	3.3	Preferred initial power-on defaults 1	6		
4	Maxi	num ratings	8		
5	DC a	nd AC parameters1	9		
6	Pack	ge mechanical data	2		
7	Part	umbering	7		
8	Envi	onmental information 2	8		
9	Revi	ion history	9		





## List of tables

Table 1.	Signal names
Table 2.	AC characteristics
Table 3.	Register map
Table 4.	Absolute maximum ratings
Table 5.	Operating and AC measurement conditions
Table 6.	Capacitance
Table 7.	DC characteristics
Table 8.	Crystal electrical characteristics
Table 9.	Power down/up AC characteristics
Table 10.	Power down/up trip points DC characteristics
Table 11.	SO8 – 8-lead plastic small outline (150 mils body width) package mechanical data 23
Table 12.	SOH28 – 28-lead plastic small outline, battery SNAPHAT® package mechanical data 24
Table 13.	SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, package mechanical data. 25
Table 14.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 120 mAh battery & crystal, package mech. data 26
Table 15.	Ordering information scheme
Table 16.	SNAPHAT <sup>®</sup> battery table
Table 17.	Revision history



## List of figures

Figure 1.	Logic diagram	5
Figure 2.	8-pin SOIC connections	
Figure 3.	28-pin SOIC connections	
Figure 4.	Block diagram	
Figure 5.	Serial bus data transfer sequence	9
Figure 6.	Acknowledgement sequence 1	0
Figure 7.	Bus timing requirements sequence 1	0
Figure 8.	Slave address location 1	2
Figure 9.	Read mode sequence	2
Figure 10.	Alternate read mode sequence 1	2
Figure 11.	Write mode sequence1	3
Figure 12.	Crystal accuracy across temperature 1	
Figure 13.	Clock calibration	7
Figure 14.	AC testing input/output waveform 1	9
Figure 15.	Power down/up mode AC waveforms	21
Figure 16.	SO8 – 8-lead plastic small outline package outline	
Figure 17.	SOH28 – 28-lead plastic small outline, battery SNAPHAT <sup>®</sup> package outline	
Figure 18.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 48 mAh battery & crystal package outline	
Figure 19.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 120 mAh battery & crystal, package outline	26
Figure 20.	Recycling symbols	28



### 1 Description

The M41T11 is a low-power serial real-time clock (RTC) with 56 bytes of NVRAM. A built-in 32.768 kHz oscillator (external crystal controlled) and the first 8 bytes of the RAM are used for the clock/calendar function and are configured in binary-coded decimal (BCD) format. Addresses and data are transferred serially via a two-line bidirectional bus. The built-in address register is incremented automatically after each write or read data byte.

The M41T11 clock has a built-in power sense circuit which detects power failures and automatically switches to the battery supply during power failures. The energy needed to sustain the RAM and clock operations can be supplied from a small lithium coin cell.

Typical data retention time is in excess of 5 years with a 50 mA/h, 3 V lithium cell. The M41T11 is supplied in an 8-lead plastic small outline package or 28-lead SNAPHAT<sup>®</sup> package.

The 28-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery/crystal packages are shipped separately. For the 28-lead SOIC, the battery/crystal package (i.e. SNAPHAT) part number is "M4Txx-BR12SH" (see *Table 16 on page 27*).

**Caution:** Do not place the SNAPHAT battery/crystal package "M4Txx-BR12SH" in conductive foam since this will drain the lithium button-cell battery.





Figure 1. Logic diagram




Table I. Signal names	
OSCI	Oscillator input
OCSO	Oscillator output
FT/OUT	Frequency test/output driver (open drain)
SDA	Serial data address input/output
SCL	Serial clock
V <sub>BAT</sub>	Battery supply voltage
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground














#### Figure 4. Block diagram



## 2 Operation

The M41T11 clock operates as a slave device on the serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 64 bytes contained in the device can then be accessed sequentially in the following order:

- 1<sup>st</sup> byte: seconds register
- 2<sup>nd</sup> byte: minutes register
- 3<sup>rd</sup> byte: century/hours register
- 4<sup>th</sup> byte: day register
- 5<sup>th</sup> byte: date register
- 6<sup>th</sup> byte: month register
- 7<sup>th</sup> byte: years register
- 8<sup>th</sup> byte: control register
- 9<sup>th</sup> 64<sup>th</sup> bytes: RAM

The M41T11 clock continually monitors V<sub>CC</sub> for an out of tolerance condition. Should V<sub>CC</sub> fall below V<sub>SO</sub>, the device terminates an access in progress and resets the device address counter. Inputs to the device will not be recognized at this time to prevent erroneous data from being written to the device from an out of tolerance system. When V<sub>CC</sub> falls below V<sub>SO</sub>, the device automatically switches over to the battery and powers down into an ultra low current mode of operation to conserve battery life. Upon power-up, the device switches from battery to V<sub>CC</sub> at V<sub>SO</sub> and recognizes inputs.

#### 2.1 2-wire bus characteristics

This bus is intended for communication between different ICs. It consists of two lines: one bidirectional for data signals (SDA) and one for clock signals (SCL). Both the SDA and the SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high.
- Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

#### 2.1.1 Bus not busy

Both data and clock lines remain high.

#### 2.1.2 Start data transfer

A change in the state of the data line, from high to low, while the clock is high, defines the START condition.



#### 2.1.3 Stop data transfer

A change in the state of the data line, from low to high, while the clock is high, defines the STOP condition.

#### 2.1.4 Data valid

The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.

By definition, a device that gives out a message is called "transmitter", the receiving device that gets the message is called "receiver". The device that controls the message is called "master". The devices that are controlled by the master are called "slaves".

#### 2.1.5 Acknowledge

Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte. Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave the data line high to enable the master to generate the STOP condition.







Figure 5. Serial bus data transfer sequence









1. P = STOP and S = START





Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0	100	kHz
t <sub>LOW</sub>	Clock low period	4.7		μs
t <sub>HIGH</sub>	Clock high period	4		μs
t <sub>R</sub>	SDA and SCL rise time		1	μs
t <sub>F</sub>	SDA and SCL fall time		300	ns
<sup>t</sup> HD:STA	START condition hold time (after this period the first clock pulse is generated)	4		μs
t <sub>SU:STA</sub>	START condition setup time (only relevant for a repeated start condition)	4.7		μs
t <sub>SU:DAT</sub>	Data setup time	250		ns
t <sub>HD:DAT</sub> <sup>(2)</sup>	Data hold time	0		μs
t <sub>SU:STO</sub>	STOP condition setup time	4.7		μs
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start	4.7		μs

Table 2.AC characteristics

1. Valid for ambient operating temperature:  $T_A = -40$  to  $85^{\circ}$ C;  $V_{CC} = 2.0$  to 5.5 V (except where noted).

2. Transmitter must internally provide a hold time to bridge the undefined region (300 ns max.) of the falling edge of SCL.

### 2.2 Read mode

In this mode, the master reads the M41T11 slave after setting the slave address (see *Figure 8*). Following the write mode control bit (R/W = 0) and the acknowledge bit, the word address  $A_n$  is written to the on-chip address pointer. Next the START condition and slave address are repeated, followed by the READ mode control bit (R/W = 1). At this point, the master transmitter becomes the master receiver. The data byte which was addressed will be transmitted and the master receiver will send an acknowledge bit to the slave transmitter (see *Figure 9*). The address pointer is only incremented on reception of an acknowledge bit. The M41T11 slave transmitter will now place the data byte at address  $A_n + 1$  on the bus. The master receiver reads and acknowledges the new byte and the address pointer is incremented to  $A_n + 2$ .


This cycle of reading consecutive addresses will continue until the master receiver sends a STOP condition to the slave transmitter.


An alternate READ mode may also be implemented, whereby the master reads the M41T11 slave without first writing to the (volatile) address pointer. The first address that is read is the last one stored in the pointer (see *Figure 10 on page 12*).




57


#### Figure 8. Slave address location







#### Figure 10. Alternate read mode sequence




### 2.3 Write mode

In this mode the master transmitter transmits to the M41T11 slave receiver. Bus protocol is shown in *Figure 11*. Following the START condition and slave address, a logic '0' (R/W = 0) is placed on the bus and indicates to the addressed device that word address An will follow and is to be written to the on-chip address pointer. The data word to be written to the memory is strobed in next and the internal address pointer is incremented to the next memory location within the RAM on the reception of an acknowledge clock. The M41T11 slave receiver will send an acknowledge clock to the master transmitter after it has received the slave address and again after it has received the word address and each data byte.

### 2.4 Data retention mode

With valid V<sub>CC</sub> applied, the M41T11 can be accessed as described above with read or write cycles. Should the supply voltage decay, the M41T11 will automatically deselect, write protecting itself when V<sub>CC</sub> falls (see *Figure 15*).







## 3 Clock operation

The eight byte clock register (see *Table 3*) is used to both set the clock and to read the date and time from the clock, in a binary coded decimal format. Seconds, minutes, and hours are contained within the first three registers. Bits D6 and D7 of clock register 2 (hours register) contain the CENTURY ENABLE bit (CEB) and the CENTURY bit (CB). Setting CEB to a '1' will cause CB to toggle, either from '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0', CB will not toggle. Bits D0 through D2 of register 3 contain the day (day of week). Registers 4, 5 and 6 contain the date (day of month), month and years. The final register 0 contains the STOP bit (ST). Setting this bit to a '1' will cause the oscillator to stop. If the device is expected to spend a significant amount of time on the shelf, the oscillator may be stopped to reduce current drain. When reset to a '0' the oscillator restarts within one second.

Note: In order to guarantee oscillator startup after the initial power-up, set the ST bit to a '1,' then reset this bit to a '0.' This sequence enables a "kick start" circuit which aids the oscillator startup during worst case conditions of voltage and temperature.

The seven clock registers may be read one byte at a time, or in a sequential block. The control register (address location 7) may be accessed independently. Provision has been made to assure that a clock update does not occur while any of the seven clock addresses are being read. If a clock address is being read, an update of the clock registers will be delayed by 250 ms to allow the read to be completed before the update occurs. This will prevent a transition of data during the read.

Note: This 250 ms delay affects only the clock register update and does not alter the actual clock time.



Addroop	Data						Function/range				
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD format		
0	ST	10	) secon	ds	Seconds			Seconds 00-59			
1	Х	1(	) minute	es	Minutes			Minutes	00-59		
2	CEB <sup>(2)</sup>	СВ	10 h	ours	Hours		Century/hours	0-1/00-23			
3	Х	Х	Х	Х	X Day		Day	01-07			
4	Х	Х	10 (	date		Da	ate		Date	01-31	
5	Х	Х	Х	10 M.	Month		Month	01-12			
6		10 ye	ars	•	Years		Year	00-99			
7	OUT	FT	S		Calibration		Control				

Table 3.	Register map <sup>(1)</sup>
Taple 5.	Redister map'

1. Keys:

S = SIGN bit FT = FREQUENCY TEST bit ST = STOP bit OUT = Output level X = Don't care CEB = Century enable bitCB = Century bit

2. When CEB is set to '1', CB will toggle from '0' to '1' or from '1' to '0' every 100 years (dependent upon the initial value set). When CEB is set to '0', CB will not toggle. When CEB is set to '1', CB will toggle from '0' to '1' or from '1' to '0' every 100 years (dependent upon the initial value set). When CEB is set to '0', CB will not toggle.

### 3.1 Clock calibration

The M41T11 is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about  $\pm 1.53$  minutes per month. With the calibration bits properly set, the accuracy of each M41T11 improves to better than  $\pm 2$  ppm at 25°C.

The oscillation rate of any crystal changes with temperature (see *Figure 12 on page 17*). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The M41T11 design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 13 on page 17*. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five-bit calibration byte found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration byte occupies the five lower order bits (D4-D0) in the control register (addr 7). This byte can be set to represent any value between 0 and 31 in binary form. Bit D5 is a sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of



adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M41T11 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accessed the calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the frequency test (FT) bit, the seventh-most significant bit in the control register, is set to a '1', and the oscillator is running at 32,768 Hz, the FT/OUT pin of the device will toggle at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature.

For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10(XX001010) to be loaded into the calibration byte for correction. Note that setting or changing the calibration byte does not affect the frequency test output frequency.


#### 3.2 Output driver pin

When the FT bit is not set, the FT/OUT pin becomes an output driver that reflects the contents of D7 of the control register. In other words, when D6 of location 7 is a zero and D7 of location 7 is a zero and then the FT/OUT pin will be driven low.

Note: The FT/OUT pin is open drain which requires an external pull-up resistor.

#### 3.3 Preferred initial power-on defaults

Upon initial application of power to the device, the FT bit will be set to a '0' and the OUT bit will be set to a '1'. All other register bits will initially power on in a random state.









Figure 12. Crystal accuracy across temperature

#### Figure 13. Clock calibration





## 4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit	
T <sub>A</sub>	Ambient operating temperature		-40 to 85	°C
т	Storage temperature (V <sub>CC</sub> off, oscillator off)	SNAPHAT <sup>®</sup>	-40 to 85	°C
T <sub>STG</sub>		SOIC	-55 to 125	U
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds		260	°C
V <sub>IO</sub>	Input or output voltages		-0.3 to 7	V
V <sub>CC</sub>	Supply voltage		-0.3 to 7	V
Ι <sub>Ο</sub>	Output current	20	mA	
PD	Power dissipation	0.25	W	

Table 4. Absolute maximum ratings

1. Lead-free (Pb-free) lead finish: reflow at peak temperature of 260°C (the time above 255°C must not exceed 30 seconds).

*Caution:* Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.

**Caution:** Do NOT wave solder SOIC to avoid damaging SNAPHAT<sup>®</sup> sockets.



## 5 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in *Table 5: Operating and AC measurement conditions*. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.


Parameter	M41T11	Unit
Supply voltage (V <sub>CC</sub> )	2.0 to 5.5 <sup>(2)</sup>	V
Ambient operating temperature (T <sub>A</sub> )	-40 to 85	°C
Load capacitance (C <sub>L</sub> )	100	pF
Input rise and fall times	≤ 50	ns
Input pulse voltages	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>	V
Input and output timing ref. voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>	V

 Table 5.
 Operating and AC measurement conditions<sup>(1)</sup>

1. Output Hi-Z is defined as the point where data is no longer driven.

2. Supply voltage for SOH28 is 3.3 V to 5.5 V.

#### Figure 14. AC testing input/output waveform





Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance (SCL)		7	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output capacitance (SDA, FT/OUT)		10	pF
t <sub>LP</sub>	Low-pass filter input time constant (SDA and SCL)	250	1000	ns

Table 6.Capacitance

1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.

2. At 25°C, f = 1 MHz.

3. Outputs deselected.

Ta	ble 7.	DC characteristics	

Symbol	Parameter	Test Condition <sup>(1)</sup>	Min	Тур	Max	Unit
I <sub>LI</sub>	Input leakage current	$0V \leq V_{IN} \leq V_{CC}$			±1	μA
I <sub>LO</sub>	Output leakage current	$0V \le V_{OUT} \le V_{CC}$			±1	μA
I <sub>CC1</sub>	Supply current	Switch frequency = 100 kHz			300	μA
I <sub>CC2</sub>	Supply current (standby)	SCL, SDA = $V_{CC} - 0.3 V$			70	μA
V <sub>IL</sub>	Input low voltage		-0.3		0.3V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage		$0.7V_{CC}$		$V_{CC} + 0.5$	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 3 mA			0.4	V
	Pull-up supply voltage (open drain)	FT/OUT			5.5	V
V <sub>BAT</sub> <sup>(2)</sup>	Battery supply voltage		2.5 <sup>(3)</sup>	3	3.5 <sup>(4)</sup>	V
I <sub>BAT</sub>	Battery supply current	$T_A = 25^{\circ}C, V_{CC} = 0 V,$ oscillator ON, $V_{BAT} = 3 V$		0.8	1	μA

1. Valid for ambient operating temperature:  $T_A = -40$  to  $85^{\circ}$ C;  $V_{CC} = 2.0$  to 5.5 V (except where noted).

2. STMicroelectronics recommends the RAYOVAC BR1225 or BR1632 (or equivalent) as the battery supply.

3. After switchover (V<sub>SO</sub>), V<sub>BAT</sub>(min) can be 2.0 V for crystal with  $R_S = 40 \text{ K}\Omega$ .

4. For rechargeable back-up,  $V_{BAT}(max)$  may be considered  $V_{CC}$ .

 Table 8.
 Crystal electrical characteristics

Symbol	Parameter <sup>(1)(2)(3)</sup>	Min	Тур	Max	Unit
f <sub>O</sub>	Resonant frequency		32.768		kHz
R <sub>S</sub>	Series resistance			60 <sup>(4)</sup>	kΩ
CL	Load capacitance		12.5		pF

 These values are externally supplied if using the SO8 package. STMicroelectronics recommends the KDS DT-38: 1TA/1TC252E127, Tuning Fork Type (thru-hole) or the DMX-26S: 1TJS125FH2A212, (SMD) quartz crystal for industrial temperature operations. Please refer to the KDS website for further information on this crystal type.

2. Load capacitors are integrated within the M41T11. Circuit board layout considerations for the 32.768 kHz crystal of minimum trace lengths and isolation from RF generating signals should be taken into account.

3. All  $SNAPHAT^{(R)}$  battery:crystal tops meet these specifications.

4. ESR (max) = 110 k\Omega for V<sub>CC</sub> or V<sub>BAT</sub> > 2.5 V.




Figure 15. Power down/up mode AC waveforms

#### Table 9. Power down/up AC characteristics

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
t <sub>PD</sub>	SCL and SDA at $V_{\mbox{\scriptsize IH}}$ before power down	0		ns
t <sub>REC</sub>	SCL and SDA at $V_{IH}$ after power up	10		μs

1. Valid for ambient operating temperature:  $T_A = -40$  to 85°C;  $V_{CC} = 2.0$  to 5.5 V (except where noted).

2.  $V_{CC}$  fall time should not exceed 5 mV/µs.

#### Table 10. Power down/up trip points DC characteristics

Symbol	Parameter <sup>(1)(2)</sup>	Min	Тур	Max <sup>(3)</sup>	Unit
V <sub>SO</sub> <sup>(4)</sup>	Battery backup switchover voltage	V <sub>BAT</sub> - 0.80	V <sub>BAT</sub> – 0.50	V <sub>BAT</sub> - 0.30	V

1. Valid for ambient operating temperature:  $T_A = -40$  to 85°C;  $V_{CC} = 2.0$  to 5.5 V (except where noted).

2. All voltages referenced to  $V_{SS}$ .

In 3.3 V application, if initial battery voltage is ≥ 3.4 V, it may be necessary to reduce battery voltage (i.e., through wave soldering the battery) in order to avoid inadvertent switchover/deselection for V<sub>CC</sub> - 10% operation.

4. Switchover and deselect point.



## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.






**→** h x 45° A2 A **∦** c  $\Box$  ccc b → е-0.25 mm GAUGE PLANE D AAAA E1 Е L Á1 НННН L1 SO-A

Figure 16. SO8 - 8-lead plastic small outline package outline

1. Drawing is not to scale.

Table 11.	SO8 – 8-lead plastic small outline (150 mils body width) package
	mechanical data

millimeters							
Symbol		millimeters	•		inches		
Cymbol	Тур	Min	Max	Тур	Min	Max	
А			1.75			0.069	
A1		0.10	0.25		0.004	0.010	
A2		1.25			0.049		
b		0.28	0.48		0.011	0.019	
С		0.17	0.23		0.007	0.009	
ccc			0.10			0.004	
D	4.90	4.80	5.00	0.193	0.189	0.197	
Е	6.00	5.80	6.20	0.236	0.228	0.244	
E1	3.90	3.80	4.00	0.154	0.150	0.157	
е	1.27	-	-	0.050	-	-	
h		0.25	0.50		0.010	0.020	
k		0°	8°		0°	8°	
L		0.40	1.27		0.016	0.050	
L1	1.04			0.041			




## Figure 17. SOH28 – 28-lead plastic small outline, battery SNAPHAT<sup>®</sup> package outline

1. Drawing is not to scale.

## Table 12. SOH28 – 28-lead plastic small outline, battery SNAPHAT<sup>®</sup> package mechanical data

Symb	mm				inches		
	Тур	Min	Max	Тур	Min	Max	
А			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	1.27	-	-	0.050	-	-	
eB		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	8°		0°	8°	
N		28		28			
CP			0.10			0.004	





## Figure 18. SH – 4-pin SNAPHAT<sup>®</sup> housing for 48 mAh battery & crystal package outline

1. Drawing is not to scale.

 Table 13.
 SH – 4-pin SNAPHAT<sup>®</sup> housing for 48 mAh battery & crystal, package mechanical data

Symb		mm		inches		
	Тур	Min	Max	Тур	Min	Мах
А			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
Е		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

