

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# 5.0 V, 64 Kbit (8 Kb x 8) TIMEKEEPER® SRAM

#### **Features**

- Integrated, ultra low power SRAM, real-time clock, power-fail control circuit and battery
- BYTEWIDE<sup>™</sup> RAM-like clock access
- BCD coded year, month, day, date, hours, minutes, and seconds
- Frequency test output for real-time clock
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages (V<sub>PFD</sub> = power-fail deselect voltage):
  - M48T58:  $V_{CC}$  = 4.75 to 5.5 V; 4.5 V  $\leq$  V<sub>PFD</sub>  $\leq$  4.75 V
  - M48T58Y:  $V_{CC}$  = 4.5 to 5.5 V; 4.2 V  $\leq$  V<sub>PFD</sub>  $\leq$  4.5 V
- Self-contained battery and crystal in the CAPHAT<sup>™</sup> DIP package
- Packaging includes a 28-lead SOIC and SNAPHAT<sup>®</sup> top (to be ordered separately)
- SOIC package provides direct connection for a snaphat housing containing the battery and crystal
- Pin and function compatible with JEDEC standard 8 Kb x 8 SRAMs
- RoHS compliant
  - Lead-free second level interconnect



Contents M48T58, M48T58Y

## **Contents**

1	Desc	ription
2	Oper	ation modes
3	REA	D mode 9
4	WRIT	E mode11
5	Data	retention mode
6	Clock	c operations 15
	6.1	Reading the clock
	6.2	Setting the clock
	6.3	Stopping and starting the oscillator
	6.4	Calibrating the clock
	6.5	Battery low flag
	6.6	Century bit 19
	6.7	V <sub>CC</sub> noise and negative going transients
7	Maxi	mum ratings
8	DC a	nd AC parameters
9	Pack	age mechanical data
10	Part	numbering
11	Envi	onmental information
12	Revis	sion history

M48T58, M48T58Y List of tables

# List of tables

Table 1.	Signal names	6
Table 2.	Operating modes	8
Table 3.	READ mode AC characteristics	. 10
Table 4.	WRITE mode AC characteristics	. 13
Table 5.	Register map	. 16
Table 6.	Absolute maximum ratings	. 21
Table 7.	Operating and AC measurement conditions	. 22
Table 8.	Capacitance	. 22
Table 9.	DC characteristics	. 23
Table 10.	Power down/up AC characteristics	. 24
Table 11.	Power down/up trip points DC characteristics	. 24
Table 12.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data	. 25
Table 13.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT®, package mech.	
	data	. 26
Table 14.	SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, package mech. data	. 27
Table 15.	SH – 4-pin SNAPHAT® housing for 120 mAh battery & crystal, package mech. data	. 28
Table 16.	Ordering information scheme	. 29
Table 17.	SNAPHAT® battery table	. 30
Table 18.	Document revision history	. 32



List of figures M48T58, M48T58Y

# **List of figures**

Figure 1.	Logic diagram	. 5
Figure 2.	DIP connections	
Figure 3.	SOIC connections	. 6
Figure 4.	Block diagram	. 7
Figure 5.	READ mode AC waveforms	
Figure 6.	WRITE enable controlled, WRITE AC waveform	11
Figure 7.	Chip enable controlled, WRITE AC waveforms	12
Figure 8.	Crystal accuracy across temperature	18
Figure 9.	Clock calibration	
Figure 10.	Supply voltage protection	20
Figure 11.	AC measurement load circuit	22
Figure 12.	Power down/up mode AC waveforms	23
Figure 13.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline	25
Figure 14.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT®, package outline	26
Figure 15.	SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, pack. outline	
Figure 16.	SH – 4-pin SNAPHAT® housing for 120 mAh battery & crystal, package outline	28
Eiguro 17	Populing symbols	21

M48T58, M48T58Y Description

## 1 Description

The M48T58/Y TIMEKEEPER<sup>®</sup> RAM is a 8 Kb x 8 non-volatile static RAM and real-time clock. The monolithic chip is available in two special packages to provide a highly integrated battery-backed memory and real-time clock solution.

The M48T58/Y is a non-volatile pin and function equivalent to any JEDEC standard 8b Kb x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

The 28-pin, 600 mil DIP CAPHAT<sup>™</sup> houses the M48T58/Y silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT® housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in tape & reel form.

For the 28-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4T28-BR12SH".




Figure 1. Logic diagram

Description M48T58, M48T58Y

Table 1. Signal names

A0-A12	Address inputs
DQ0-DQ7	Data inputs / outputs
FT	Frequency test output (open drain)
E1	Chip enable 1
E2	Chip enable 2
G	Output enable
W	WRITE enable
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground

Figure 2. DIP connections






Figure 3. SOIC connections



M48T58, M48T58Y Description

Figure 4. Block diagram



Operation modes M48T58, M48T58Y

## 2 Operation modes

As Figure 4 on page 7 shows, the static memory array and the quartz controlled clock oscillator of the M48T58/Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE™ clock information in the bytes with addresses 1FF8h-1FFFh. The clock locations contain the century, year, month, date, day, hour, minute, and second in 24 hour BCD format (except for the century). Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT<sup>TM</sup> READ/write memory cells. The M48T58/Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T58/Y also has its own power-fail detect circuit. The control circuitry constantly monitors the single 5 V supply for an out-of-tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below the battery backup switchover voltage ( $V_{SO}$ ), the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Table 2. O	perating	modes
------------	----------	-------

Mode	v <sub>cc</sub>	E1	E2	G	W	DQ0-DQ7	Power
Deselect		$V_{IH}$	Χ	Χ	Χ	High Z	Standby
Deselect	4.75 to 5.5 V	Х	V <sub>IL</sub>	Х	Х	High Z	Standby
WRITE	or	$V_{IL}$	V <sub>IH</sub>	Χ	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	4.5 to 5.5 V	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	Х	High Z	CMOS standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	Х	Х	Х	High Z	Battery backup mode

<sup>1.</sup> See Table 11 on page 24 for details.

Note:  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} = Battery$  backup switchover voltage.

M48T58, M48T58Y READ mode

#### 3 READ mode

The M48T58/Y is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high,  $\overline{E1}$  (chip enable 1) is low, and E2 (chip enable 2) is high. The unique address specified by the 13 address inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E1}$ , E2, and  $\overline{G}$  access times are also satisfied. If the  $\overline{E1}$ , E2 and  $\overline{G}$  access times are not met, valid data will be available after the latter of the chip enable access times ( $t_{E1LQV}$ ) or  $t_{E2HQV}$ ) or output enable access time ( $t_{GLQV}$ ).

The state of the eight three-state data I/O signals is controlled by  $\overline{E1}$ , E2 and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E1}$ , E2 and  $\overline{G}$  remain active, output data will remain valid for output data hold time ( $t_{AXQX}$ ) but will go indeterminate until the next address access.

tAVAV VALID A0-A12 tAVQV tAXQX tE1LQV tE1HQZ E1 tE1LQX tE2HQV tE2LQZ E2 tE2HQX tGLQV tGHQZ G tGLQX VALID DQ0-DQ7 AI00962

Figure 5. READ mode AC waveforms

Note: WRITE enable  $(\overline{W})$  = high.

READ mode M48T58, M48T58Y

Table 3. READ mode AC characteristics

Cymbal	Parameter <sup>(1)</sup>	M48 <sup>-</sup>	Unit	
Symbol	Farameter	Min	Max	Offic
t <sub>AVAV</sub>	READ cycle time	70		ns
t <sub>AVQV</sub>	Address valid to output valid		70	ns
t <sub>E1LQV</sub>	Chip enable 1 low to output valid		70	ns
t <sub>E2HQV</sub>	Chip enable 2 high to output valid		70	ns
t <sub>GLQV</sub>	Output enable low to output valid		35	ns
t <sub>E1LQX</sub> <sup>(2)</sup>	Chip enable 1 low to output transition	5		ns
t <sub>E2HQX</sub> <sup>(2)</sup>	Chip enable 2 high to output transition	5		ns
t <sub>GLQX</sub> <sup>(2)</sup>	Output enable low to output transition	5		ns
t <sub>E1HQZ</sub> (2)	Chip enable 1 high to output Hi-Z		25	ns
t <sub>E2LQZ</sub> <sup>(2)</sup>	Chip enable 2 low to output Hi-Z		25	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	Output enable high to output Hi-Z		25	ns
t <sub>AXQX</sub>	Address transition to output transition	10		ns

Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 °C; V<sub>CC</sub> = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).


<sup>2.</sup>  $C_L = 5 pF$ .

M48T58, M48T58Y WRITE mode

#### 4 WRITE mode

The M48T58/Y is in the WRITE mode whenever  $\overline{W}$  and  $\overline{E1}$  are low and  $\underline{E2}$  is high. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E1}$ , or the rising edge of E2. A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E1}$ , or the falling edge of E2. The addresses must be held valid throughout the cycle.  $\overline{E1}$  or  $\overline{W}$  must return high or E2 low for a minimum of  $t_{E1HAX}$  or  $t_{E2LAX}$  from chip enable or  $t_{WHAX}$  from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E1}$  and  $\overline{G}$  and a high on E2, a low on  $\overline{W}$  will disable the outputs  $t_{WIDZ}$  after  $\overline{W}$  falls.





WRITE mode M48T58, M48T58Y

tAVAV -VALID A0-A12 tAVE1H -- tE1LE1H tE1HAX - tAVE1L-E1 tAVE2L -- tAVE2H-► tE2HE2L tE2LAX E2 + tAVWL  $\overline{\mathsf{W}}$ tE1HDX tE2LDX → DQ0-DQ7 DATA INPUT tDVE1H tDVE2L AI00964B

Figure 7. Chip enable controlled, WRITE AC waveforms

M48T58, M48T58Y WRITE mode

Table 4. WRITE mode AC characteristics

Complete	Parameter <sup>(1)</sup>	M487	Г58/Ү	Unit
Symbol	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	WRITE cycle time	70		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		ns
t <sub>AVE1L</sub>	Address valid to chip enable 1 low	0		ns
t <sub>AVE2H</sub>	Address valid to chip enable 2 high	0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	50		ns
t <sub>E1LE1H</sub>	Chip enable 1 low to chip enable 1 high	55		ns
t <sub>E2HE2L</sub>	Chip enable 2 high to chip enable 2 low	55		ns
t <sub>WHAX</sub>	t <sub>WHAX</sub> WRITE enable high to address transition			ns
t <sub>E1HAX</sub>	Chip enable 1 high to address transition	0		ns
t <sub>E2LAX</sub>	Chip enable 2 low to address transition	0		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	30		ns
t <sub>DVE1H</sub>	Input valid to chip enable 1 high	30		ns
t <sub>DVE2L</sub>	Input valid to chip enable 2 low	30		ns
t <sub>WHDX</sub>	WRITE enable high to input transition	5		ns
t <sub>E1HDX</sub>	Chip enable 1 high to input transition	5		ns
t <sub>E2LDX</sub>	Chip enable 2 low to input transition	5		ns
t <sub>WLQZ</sub> (2)(3)	Write enable low to output Hi-Z		25	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	60		ns
t <sub>AVE1H</sub>	Address valid to chip enable 1 high			ns
t <sub>AVE2L</sub>	Address valid to chip enable 2 low	60		ns
t <sub>WHQX</sub> <sup>(2)(3)</sup>	WRITE enable high to output transition	5		ns

<sup>1.</sup> Valid for ambient operating temperature:  $T_A$  = 0 to 70 °C;  $V_{CC}$  = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

<sup>2.</sup>  $C_L = 5 pF$ .

<sup>3.</sup> If  $\overline{E1}$  goes low or E2 high simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

Data retention mode M48T58, M48T58Y

#### 5 Data retention mode

With valid  $V_{CC}$  applied, the M48T58/Y operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when  $V_{CC}$  falls within the  $V_{PFD}$  (max),  $V_{PFD}$  (min) window. All outputs become high impedance, and all inputs are treated as "don't care."

Note:

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48T58/Y may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T58/Y for an accumulated period of at least 7 years when  $V_{CC}$  is less than  $V_{SO}$ . As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write protection continues until  $V_{CC}$  reaches  $V_{PFD}$  (min) plus  $V_{CC}$  rises past  $V_{PFD}$  (min) to prevent inadvertent WRITE cycles prior to system stabilization. Normal RAM operation can resume  $V_{CC}$  exceeds  $V_{PFD}$  (max).

For more information on battery storage life refer to the application note AN1012.

M48T58, M48T58Y Clock operations

### 6 Clock operations

#### 6.1 Reading the clock

Updates to the TIMEKEEPER<sup>®</sup> registers (see *Table 5*) should be halted before clock data is read to prevent reading data in transition. The BiPORT<sup>™</sup> TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the control register 1FF8h. As long as a '1' remains in that position, updating is halted.

After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

#### 6.2 Setting the clock

Bit D7 of the control register (1FF8h) is the WRITE bit. Setting the WRITE bit to a '1,' like the READ bit, halts updates to the TIMEKEEPER<sup>®</sup> registers. The user can then load them with the correct day, date, and time data in 24-hour BCD format (see *Table 5*). Resetting the WRITE bit to a '0' then transfers the values of all time registers (1FF9h-1FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. The bits marked as '0' in *Table 5 on page 16* must be written to '0' to allow for normal TIMEKEEPER and RAM operation. After the WRITE bit is reset, the next clock update will occur within one second.

See the application note AN923 "TIMEKEEPER Rolling Into the 21st Century" for information on century rollover.

## 6.3 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T58/Y is shipped from STMicroelectronics with the STOP bit set to a '1.' When reset to a '0,' the M48T58/Y oscillator starts within 1 second.

Clock operations M48T58, M48T58Y

Table 5. Register map

Address		Data							Function/range		
Address	D7	D6	D5	D4	D3 D2 D1 D0 BC				BCD f	format	
1FFFh		10 Years				Ye	ear		Year	00-99	
1FFEh	0	0	0	10 M	Month				Month	01-12	
1FFDh	BLE	BL	10 (	date	Date				Date	01-31	
1FFCh	0	FT	CEB	СВ	0		Day		Century/day	0-1/1-7	
1FFBh	0	0	10 h	ours		Hours			Hours	00-23	
1FFAh	0	10	0 minute	es	Minutes				Minutes	00-59	
1FF9h	ST	10	) secon	ds	Seconds				Seconds	00-59	
1FF8h	W	R	S		С	alibratio	n		Control		

#### Keys:

S = SIGN bit

FT = FREQUENCY TEST bit

R = READ bit

W = WRITE bit

ST = STOP bit

0 = Must be set to '0'

BLE = Battery low enable bit

BL = Battery low bit (read only)

CEB = Century enable bit

CB = Century bit

Note:

When CEB is set to '1,' CB will toggle from '0' to '1' or from '1' to '0' at the turn of the century (dependent upon the initial value set).

When CEB is set to '0,' CB will not toggle. The WRITE bit does not need to be set to write to CEB.

## 6.4 Calibrating the clock

The M48T58/Y is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at  $25^{\circ}$ C, which equates to about  $\pm 1.53$  minutes per month. With the calibration bits properly set, the accuracy of each M48T58/Y improves to better than  $\pm 1/-2$  ppm at  $\pm 25^{\circ}$ C.

The oscillation rate of any crystal changes with temperature (see *Figure 8 on page 18*). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome "trim" capacitors. The M48T58/Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 9 on page 18*. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration byte occupies the five lower order bits (D4-D0) in the control register 1FF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is the

M48T58, M48T58Y Clock operations

sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T58/Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the frequency test (FT) bit (D6 in the day register) is set to a '1,' and D7 of the seconds register is a '0' (oscillator running), The frequency test (pin 1) will toggle at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a –10 (WR001010) to be loaded into the calibration byte for correction.

The frequency test pin is an open drain output which requires a pull-up resistor for proper operation. A 500-10  $k\Omega$  resistor is recommended in order to control the rise time.

For more information on calibration, see application note AN934, "TIMEKEEPER® calibration."

Clock operations M48T58, M48T58Y

Figure 8. Crystal accuracy across temperature





Figure 9. Clock calibration

18/33



M48T58, M48T58Y Clock operations

#### 6.5 Battery low flag

The M48T58/Y automatically performs periodic battery voltage monitoring upon power-up. The battery low flag (BL), bit D6 of the flags register 1FFDh, will be asserted high if the internal or SNAPHAT<sup>®</sup> battery is found to be less than approximately 2.5 V and the battery low enable (BLE) bit has been previously set to '1.' The BL flag will remain active until completion of battery replacement and subsequent battery low monitoring tests.

If a battery low is generated during a power-up sequence, this indicates that the battery voltage is below 2.5 V (approximately), which may be insufficient to maintain data integrity. Data should be considered suspect and verified as correct. A fresh battery should be installed.

The SNAPHAT top may be replaced while V<sub>CC</sub> is applied to the device.

Note: This will cause the clock to lose time during the interval the SNAPHAT<sup>®</sup> battery/crystal top is disconnected.

Note: Battery monitoring is a useful technique only when performed periodically. The M48T58/Y only monitors the battery when a nominal  $V_{CC}$  is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

#### 6.6 Century bit

Bit D5 and D4 of clock register 1FFCh contain the CENTURY ENABLE bit (CEB) and the CENTURY bit (CB). Setting CEB to a '1' will cause CB to toggle, either from a '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle.

Note: The WRITE bit must be set in order to write to the CENTURY bit.


Clock operations M48T58, M48T58Y

## 6.7 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A bypass capacitor value of 0.1  $\mu$ F (as shown in *Figure 10*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a Schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 10. Supply voltage protection



M48T58, M48T58Y Maximum ratings

## 7 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient operating temperature	0 to 70	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(1)(2)(3)</sup>	Lead solder temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or output voltages	-0.3 to 7	V
V <sub>CC</sub>	Supply voltage	-0.3 to 7	V
I <sub>O</sub>	Output current	20	mA
$P_{D}$	Power dissipation	1	W

For DIP package, soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds.
Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as performed as part of
wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat
damage to the batteries.

- 2. For DIP packaged devices, ultrasonic vibrations should not be used for post-solder cleaning to avoid damaging the crystal.
- 3. For SOH28 package, lead-free (Pb-free) lead finish: reflow at peak temperature of 260°C (the time above 255°C must not exceed 30 seconds).

**Caution:** Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.

**Caution:** Do NOT wave solder SOIC to avoid damaging SNAPHAT® sockets.

## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in *Table 7*. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC measurement conditions

Parameter	M48T58	M48T58Y	Unit
Supply voltage (V <sub>CC</sub> )	4.75 to 5.5	4.5 to 5.5	V
Ambient operating temperature (T <sub>A</sub> )	0 to 70	0 to 70	°C
Load capacitance (C <sub>L</sub> )	100	100	pF
Input rise and fall times	≤ 5	≤ 5	ns
Input pulse voltages	0 to 3	0 to 3	V
Input and output timing ref. voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 11. AC measurement load circuit




Table 8. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	10	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output capacitance	-	10	pF

- 1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.
- 2. At 25 °C, f = 1 MHz.
- 3. Outputs deselected.

Table 9. DC characteristics

Symbol	Parameter	Test condition <sup>(1)</sup>	M48T58		M48T58Y		Heit
		rest condition ,	Min	Max	Min	Max	- Unit
I <sub>LI</sub>	Input leakage current	$0 \ V \le V_{IN} \le V_{CC}$		±1		±1	μΑ
I <sub>LO</sub> <sup>(2)</sup>	Output leakage current	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}$		±1		±1	μΑ
I <sub>CC</sub>	Supply current	Outputs open		50		50	mA
I <sub>CC1</sub>	Supply current (standby) TTL	E1 = V <sub>IH</sub> E2 = V <sub>IO</sub>		3		3	mA
I <sub>CC2</sub>	Supply current (standby) CMOS	$\overline{E1} = V_{CC} - 0.2 \text{ V}$ $E2 = V_{SS} + 0.2 \text{ V}$		3		3	mA
V <sub>IL</sub>	Input low voltage		-0.3	0.8	-0.3	0.8	V
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA		0.4		0.4	
	Output low voltage (FT) <sup>(3)</sup>	I <sub>OL</sub> = 10 mA		0.4		0.4	V
V <sub>OH</sub>	Output high voltage	$I_{OH} = -1 \text{ mA}$	2.4		2.4		V

- 1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).
- 2. Outputs deselected.
- 3. The FT pin is open drain.

Figure 12. Power down/up mode AC waveforms




Table 10. Power down/up AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit	
t <sub>PD</sub>	E1 or W at V <sub>IH</sub> or E2 at V <sub>IL</sub> before power do	0		μs	
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> fall time	300		μs	
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> fall time	M48T58	10		μs
		M48T58Y	10		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> rise time	10		μs	
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> rise time	1		μs	
t <sub>rec</sub>	V <sub>PFD</sub> (max) to inputs recognized		40	200	ms

<sup>1.</sup> Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 °C; V<sub>CC</sub> = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

Table 11. Power down/up trip points DC characteristics

Symbol	Parameter <sup>(1)(2)</sup>		Min	Тур	Max	Unit
V	Power-fail deselect voltage	M48T58	4.5	4.6	4.75	V
V <sub>PFD</sub>	M48		4.2	4.35	4.5	V
V <sub>SO</sub>	Battery backup switchover voltage			3.0		V
t <sub>DR</sub> <sup>(3)</sup>	Expected data retention time		7			Years

Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 °C; V<sub>CC</sub> = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

<sup>2.</sup>  $V_{PFD}$  (max) to  $V_{PFD}$  (min) fall time of less than  $t_F$  may result in deselection/write protection not occurring until 200  $\mu$ s after  $V_{CC}$  passes  $V_{PFD}$  (min).

<sup>3.</sup>  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.

<sup>2.</sup> All voltages referenced to V<sub>SS</sub>.

<sup>3.</sup> At 25 °C,  $V_{CC} = 0 \text{ V}$ .

#### Package mechanical data 9

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Α2 еЗ D Ε PCDIP

Figure 13. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline

Note: Drawing is not to scale.

Table 12. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α		8.89	9.65		0.350	0.380	
A1		0.38	0.76		0.015	0.030	
A2		8.38	8.89		0.330	0.350	
В		0.38	0.53		0.015	0.021	
B1		1.14	1.78		0.045	0.070	
С		0.20	0.31		0.008	0.012	
D		39.37	39.88		1.550	1.570	
Е		17.83	18.34		0.702	0.722	
e1		2.29	2.79		0.090	0.110	
e3	33.02			1.3			
eA		15.24	16.00		0.600	0.630	
L		3.05	3.81		0.120	0.150	
N		28		28			