

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











# 5.0 V PC real-time clock

Not For New Design

#### **Features**

- Drop-in replacement for PC computer clock/calendar
- Counts seconds, minutes, hours, days, day of the week, date, month, and year with leap year compensation
- Clock accuracy better than ±1 minute per month
- Interfaced with software as 128 RAM locations:
  - 14 bytes of clock and control registers
  - 114 bytes of general purpose RAM
- Selectable bus timing (Intel/Motorola)
- Three interrupts are separately softwaremaskable and testable
  - Time-of-day alarm (once/second to once/day)
  - Periodic rates from 122 µs to 500 ms
  - End-of-clock update cycle
- Programmable square wave output
- 10 years of data retention and clock operation in the absence of rower
- Self-contained battery and crystal in the CAPHATIME DIP package
- Packaging includes a 20 read SOIC and SNACHAT® top (to be ordered separately)
- SOIC package provides direct connection for a SNAPHAT too contains the battery and crystal
- Pin and unction compatible with bq3285/7A and D312887
- N RoHS compliant
  - Lead-free second level interconnect





Contents M48T86

# **Contents**

1	Desci	ription	6
2	Opera	ation	9
	2.1	Signal description	9
		2.1.1 V <sub>CC</sub> , V <sub>SS</sub>	9
		2.1.2 SQW (square wave output)	. 9
		2.1.3 AD0-AD7 (multiplexed bidirectional address/data bus)	
		2.1.4 AS (address strobe input)	. 9
		2.1.5 MOT (mode select)	10
		2.1.6 DS (data strobe input)	10
		2.1./ E (Chip enable input)	10
		2.1.8 IRQ (interrupt request output)	10
		2.1.9 RST (reset input)	10
		2.1.10 RCL (RAM clear)	10
		2.1.11 R/W (read/write input)	11
		2.1.12 Non-volatile RAM	11
•	Ola ali	operations	
3		Address map	14
	3.1		
	3.2	Time, calendar, and alarm locations	
	3.3	Interrupts	16
	3.1	Periodic interrupt	16
	3.5	Alarm interrupt	17
SO.	3.6	Update cycle interrupt	17
<b>D</b>	3.7	Oscillator control bits	17
	3.8	Update cycle	17
-c0'	3.9	Square wave output selection	18
102	3.10	Register A	19
,		3.10.1 UIP update in progress	19
		3.10.2 OSC0, OSC1, OSC2 oscillator control	
		3.10.3 RS3, RS2, RS1, RS0	
	3.11	Register B	
		3.11.1 SET	

		3.11.2	PIE: periodic interrupt enable	. 20
		3.11.3	AIE: alarm interrupt enable	
		3.11.4	UIE: update ended interrupt enable	
		3.11.5	SQWE: square wave enable	
		3.11.6	DM: data mode	
		3.11.7	24/12	. 21
		3.11.8	DSE: daylight savings enable	. 21
	3.12	Registe	er C	. 21
		3.12.1	IRQF: interrupt request flag	
		3.12.2	PF: periodic interrupt flag	. 22
		3.12.3	AF: alarm flag	. 22
		3.12.4	UF: update ended interrupt flag	. 22
		3.12.5	BIT 0 through 3: unused bits	. 22
	3.13	Registe	er D	22
		3.13.1	VRT: valid RAM and time	. 22
		3.13.2	BIT 0 through 6: unused bits	. 22
	3.14	V <sub>CC</sub> no	BIT 0 through 6: unused bits	. 23
4	Maxi	mum ra	tings	. 24
_			parameters	
5	DC a	nd AC p	parameters	. 25
6	Dack	ago ma	Shanical data	20
U	rack	age inc	suamed data	. 20
7	Part	number	ing	. 33
	3/10			
8 - 0	Envi	ronmen	tal information	. 34
0/02		61,		
9	Revi	sion his	tory	. 35
	O.			
00501	-			
Oh				

List of tables M48T86

# List of tables

Table 1.	Signal names	7
Table 2.	AC characteristics	13
Table 3.	Time, calendar, and alarm formats	15
Table 4.	Square wave frequency/periodic interrupt rate	18
Table 5.	Register A MSB	19
Table 6.	Register B MSB	21
Table 7.	Register C MSB	22
Table 8.	Register D MSB	22
Table 9.	Absolute maximum ratings	
Table 10.	Operating and AC measurement conditions	25
Table 11.	Capacitance	26
Table 12.	DC characteristics	26
Table 13.	Power down/up mode AC characteristics	
Table 14.	Power down/up trip points DC characteristics	27
Table 15.	PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mechanical data	29
Table 16.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAייוA1®, package	51
	mechanical data	30
Table 17.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 48 mAh battery ഒരു വൃstal, package	
	mechanical data	31
Table 18.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 120 mAh battery and crystal, package	
<b>-</b>	mechanical data	32
Table 19.	Ordering information scheme	33
Table 20.	SNAPHA1® battery table	33
Table 21.	Document revision history	35
	*(3)	
	A, *(2)	
	10 C	
	CIO AUIO	
1.50		
$\sim$		
	× P1 '	
\		
1.50		
$\bigcup_{\mathcal{F}}$	Ordering information scheme SNAPHAT® battery table Document revision history	

M48T86 List of figures

# **List of figures**

	Figure 1.	Logic diagram	
	Figure 2. Figure 3.	24-pin DIP connections	
	Figure 4.	Block diagram	
	Figure 5.	Intel bus read AC waveform	
	Figure 6.	Intel bus write mode AC waveform	
	Figure 7.	Motorola bus read/write mode AC waveforms	. 12
	Figure 8.	Address map	
	Figure 9.	Update period timing and UIP	
	Figure 10.	Update-ended/periodic interrupt relationship	. 21
	Figure 11. Figure 12.	Supply voltage protection	
	Figure 12.	AC testing load circuit (no IRQ)	. 25
	Figure 14.	Power down/up mode AC waveforms	
	Figure 15.	PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package outline	. 29
	Figure 16.	SOH28 – 28-lead plastic small outline, 4-socket SNAPHAT®, package outline	1. 30
	Figure 17.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 48 mAh battery and costal, package outline	. 31
	Figure 18.	SH – 4-pin SNAPHAT <sup>®</sup> housing for 120 mAh battery and crystal, package outline	
	Figure 19.	Recycling symbols	. 34
		-1050 010	
		Recycling symbols	
		ete Product(s) obsolete ete Product(s)	
		,(5) , 50	
		:00	
		0101151	
		000	
	, GO.		
	7/02		
		*8	
		3	
	~O'		
	703		
(	opsol/		

577

Description M48T86

# 1 Description

The M48T86 is an industry standard real-time clock (RTC). The M48T86 is composed of a lithium energy source, quartz crystal, write protection circuitry, and a 128-byte RAM array. This provides the user with a complete subsystem packaged in either a 24-pin DIP CAPHAT™ or 28-pin SNAPHAT® SOIC. Functions available to the user include a non-volatile time-of-day clock, alarm interrupts, a one-hundred-year clock with programmable interrupts, square wave output, and 128 bytes of non-volatile static RAM.

The 24-pin, 600 mil DIP CAPHAT houses the M48T86 silicon with a quartz crystal and a long-life lithium button cell in a single package.

The 28-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT® housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process.

Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped separately in plastic anti-static tubes or in tape & reel form.

For the 28-lead SOIC, the battery/crystal package part number is "M4T28-BR12SH" (see *Table 20 on page 33*).





Figure 1. Logic diagram

M48T86 Description

Table 1. Signal names

AD0-AD7	Multiplexed address/data bus
E	Chip enable input
R/W	WRITE enable input
DS	Data strobe input
AS	Address strobe input
RST	Reset Input
RCL	RAM clear input
МОТ	Bus type select input
SQW	Square wave output
IRQ	Interrupt request output (open drain)
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground
NC	Not connected internally

Figure 2. 24-pin DIP connections



Description M48T86

Figure 3. 28-pin SOIC connections





Figure 4. Block diagram



M48T86 Operation

# 2 Operation

The M48T86 clock is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 23 ppm (parts per million) oscillator frequency error at 25°C, which equates to approximately  $\pm 1$  minute per month. Automatic deselection of the device ensures the data integrity is not compromised should  $V_{CC}$  fall below specified power-fail deselect voltage ( $V_{PFD}$ ) levels (see Figure 14 on page 27). The automatic deselection of the device remains in effect upon power up for a period of 200ms (max) after  $V_{CC}$  rises above  $V_{PFD}$ , provided that the real-time clock is running and the count-down chain is not reset. This allows sufficient time for  $V_{CC}$  to stabilize and gives the system clock a wake-up period so that a valid system reset can be established.

The block diagram in *Figure 4 on page 8* shows the pin connections and the major internal functions of the M48T86.

## 2.1 Signal description

#### $V_{CC}$ , $V_{SS}$

DC power is provided to the device on these pins. The 1/148T86 uses a 5 V V<sub>CC</sub>

#### 2.1.2 SQW (square wave output)

During normal operation (e.g., valid  $V_{CC}$ ), the SQW pin can output a signal from one of 13 taps. The frequency of the SQW pin can be changed by programming Register A as shown in *Table 4 on page 18*. The SQW signal can be turned on and off using the SQWE bit (Register B; Bit 3). The SQW signal is not available when  $V_{CC}$  is less than  $V_{PED}$ .

#### 2.1.3 AD0-AD7 (multiplexed bidirectional address/data bus)

The M4oTc6 provides a multiplexed bus in which address and data information share the same signal path. The bus cycle consists of two stages; first the address is latched, followed by the data. Address/Data multiplexing does not slow the access time of the M48T86, because the bus change from address to data occurs during the internal RAM access time. Addresses must be valid prior to the falling edge of AS (see *Figure 5 on page 11*), at which time the M48T86 latches the address present on AD0-AD7. Valid WRITE data must be present and held stable during the latter portion of the R/W pulse (see *Figure 6 on page 11*). In a READ cycle, the M48T86 outputs 8 bits of data during the latter portion of the DS pulse. The READ cycle is terminated and the bus returns to a high impedance state upon a high transition on R/W.

#### 2.1.4 AS (address strobe input)

A positive going pulse on the Address Strobe (AS) input serves to demultiplex the bus. The falling edge of AS causes the address present on AD0-AD7 to be latched within the M48T86.

Operation M48T86

#### 2.1.5 MOT (mode select)

The MOT pin offers the flexibility to choose between two bus types (see *Figure 7 on page 12*). When connected to  $V_{CC}$ , Motorola bus timing is selected. When connected to  $V_{SS}$  or left disconnected, Intel bus timing is selected. The pin has an internal pull-down resistance of approximately 20 K $\Omega$ .

#### 2.1.6 DS (data strobe input)

The DS pin is also referred to as READ (RD). A falling edge transition on the Data Strobe (DS) input enables the output during a a READ cycle. This is very similar to an Output Enable  $(\overline{G})$  signal on other memory devices.

#### 2.1.7 $\overline{E}$ (chip enable input)

The chip enable pin must be asserted low for a bus cycle in the M48T86 to be accessed. Bus cycles which take place without asserting  $\overline{E}$  will latch the addresses present, but no data access will occur.

#### 2.1.8 IRQ (interrupt request output)

The  $\overline{IRQ}$  pin is an open drain output that can be used as an interrupt input to a processor. The  $\overline{IRQ}$  output remains low as long as the status bit rausing the interrupt is present and the corresponding interrupt-enable bit is set.  $\overline{IRQ}$  refur is to a high impedance state whenever Register C is read. The  $\overline{RST}$  pin can also be used to clear pending interrupts. The  $\overline{IRQ}$  bus is an open drain output so it requires an external pull-up resistor to  $V_{CC}$ .

#### 2.1.9 $\overline{RST}$ (reset input)

The M48T86 is reset when the  $\overline{RST}$  input is pulled low. With a valid  $V_{CC}$  applied and a low on  $\overline{RST}$ , the following events occur:

- 1. Periodic In er upt Enable (PIE) bit is cleared to a zero (Register B; Bit 6);
- 2. Alson Interrupt Enable (AIE) bit is cleared to a zero (Register B; Bit 5);
- 3. Update Ended Interrupt Request (UF) bit is cleared to a zero (Register C; Bit 4);
- interrupt Request (IRQF) bit is cleared to a zero (Register C Bit 7);
- 5. Periodic Interrupt Flag (PF) bit is cleared to a zero (Register C; Bit 6);
- The device is not accessible until RST is returned high;
- 7. Alarm Interrupt Flag (AF) bit is cleared to a zero (Register C; Bit 5);
- 8. The IRQ pin is in the high impedance state
- 9. Square Wave Output Enable (SQWE) bit is cleared to zero (Register B; Bit 3); and
- 10. Update Ended Interrupt Enable (UIE) is cleared to a zero (Register B; Bit 4).

#### 2.1.10 RCL (RAM clear)

The  $\overline{RCL}$  pin is used to clear all 114 storage bytes, excluding clock and control registers, of the array to FF(hex) value. The array will be cleared when the  $\overline{RCL}$  pin is held low for at least 100 ms with the oscillator running. Usage of this pin does not affect battery load. This function is applicable only when  $V_{CC}$  is applied.

M48T86 Operation

# 2.1.11 R/W (read/write input)

The R/ $\overline{W}$  pin is used to latch data into the M48T86 and provides functionality similar to  $\overline{W}$  in other memory systems.

#### 2.1.12 Non-volatile RAM

The 114 general-purpose non-volatile RAM bytes are not dedicated to any special function within the M48T86. They can be used by the processor program as non-volatile memory and are fully accessible during the update cycle.

Figure 5. Intel bus read AC waveform






Figure 6. Intel bus write mude AC waveform



577

Operation M48T86

Figure 7. Motorola bus read/write mode AC waveforms



M48T86 Operation

Table 2. **AC** characteristics

Symbol	Parameter <sup>(1)</sup>		M48T86		Unit
Syllibol	Farameter 7	Min	Тур	Max	Oill
t <sub>CYC</sub>	Cycle time	160			ns
t <sub>DSL</sub>	Pulse width, data strobe low or R/W high	80			ns
t <sub>DSH</sub>	Pulse width, data strobe high or R/W low	55			ns
t <sub>RWH</sub>	R/W hold time	0			ns
t <sub>RWS</sub>	R/W setup time	10			ns
t <sub>CS</sub>	Chip select setup time	5			ns
t <sub>CH</sub>	Chip select hold time	0			C าย
t <sub>DHR</sub>	READ data hold time	0		25	ns
t <sub>DHW</sub>	WRITE data hold time	0		10	ns
t <sub>AS</sub>	Address setup time	20	240	1	ns
t <sub>AH</sub>	Address hold time	5	K	~*\	ns
t <sub>DAS</sub>	Delay time, data strobe to address strobe rise	010		700,	ns
t <sub>ASW</sub>	Pulse width address strobe high	30	010		ns
t <sub>ASD</sub>	Delay time, address strobe to da'a strobe rise	35			ns
t <sub>OD</sub>	Output data delay time from data strobe rise	10		50	ns
t <sub>DW</sub>	WRITE set up time	30			ns
t <sub>BUC</sub>	Delay in a pefore update cycle		244		μs
t <sub>PI</sub> <sup>(2)</sup>	Fariodic interrupt time interval	-	-	_	
	Time of update cycle		1		μs

# 3 Clock operations

#### 3.1 Address map

The address map of the M48T86 is shown in *Figure 8*. It consists of 114 bytes of user RAM, 10 bytes of RAM that contain the RTC time, calendar and alarm data, and 4 bytes which are used for control and status. All bytes can be read or written to except for the following:

- 1. Registers C & D are "Read only."
- 2. Bit 7 of Register A is "Read only."

The contents of the four Registers A, B, C, and D are described in the "Registers" section.

#### 3.2 Time, calendar, and alarm locations

The time and calendar information is obtained by reading the appropriate memory bytes. The time, calendar, and alarm registers are set or initialized by writing the appropriate RAM bytes, the contents of the time, calendar, and alarm bytes car, be either binary or binarycoded decimal (BCD) format. Before writing the internal time, calendar, and alarm register, the SET bit (Register B; Bit 7) should be written to a logic 'a' This will prevent updates from occurring while access is being attempted. In addition to writing the time, calendar, and alarm registers in a selected format (binary or BCL), the data mode (DM) bit (Register B; Bit 2), must be set to the appropriate logic level ("." signifies binary data; "0" signifies binary coded decimal (BCD data). All time, calenda, and alarm bytes must use the same data mode. The SET bit should be cleared after the data mode bit has been written to allow the real-time clock to update the time and calendar bytes. Once initialized, the real-time clock makes all updates in the selected mode. The data mode cannot be changed without reinitializing the ten date bytes. Table 3 on page 15 shows the binary and BCD formats of the time, calendar, and alarm locations. The 24/12 bit (Register B; Bit 1) cannot be changed without reinitializing the hour locations. When the 12-hour format is selected, a logic '1' in the high order bit of the hours byte represents PM. The time, calendar, and alarm bytes are always are assible because they are double-buffered. Once per second the ten bytes are ata occurs dui mutes, or hours may no calendar data is low. Meth reviewed later in this text. advanced by one second and checked for an alarm condition. If a READ of the time and raichdar data occurs during an update, a problem exists where data such as seconds, minutes, or hours may not correlate. However, the probability of reading incorrect time and calendar data is low. Methods of avoiding possible incorrect time and calendar READs are

Figure 8. Address map




Table 3. Time, calendar, and alarm formats

Tubic 0. I	inic, calcilaar, and a					
Address	PTC bytes	Range				
Address	RTC bytes	L'ecimal	Binary	BCD		
0	Seconds	0-59	00-3B	00-59		
1	Seconds alarn	0-59	00-3B	00-59		
2	Minute 3	0-59	00-3B	00-59		
3	i firiutes alarm	0-59	00-3B	00-59		
4	Hours, 12-hrs	1-12	01-0C AM 81-8C PM	01-12 AM 81-92 PM		
c010	Hours, 24-hrs	0-23	00-17	00-23		
5	Hours alarm, 12-hrs	1-12	01-0C AM 81-8C PM	01-12 AM 81-92 PM		
7/6	Hours alarm, 24-hrs	0-23	00-17	00-23		
C 6	Day of week (1 = Sun)	1-7	01-07	01-07		
7	Day of month	1-31	01-1F	01-31		
8	Month	1-12	01-0C	01-12		
9	Year	0-99	00-63	00-99		

#### 3.3 Interrupts

The RTC plus RAM includes three separate, fully automatic sources of interrupt (alarm, periodic, update-in-progress) available to a processor. The alarm interrupt can be programmed to occur at rates from once per second to once per day. The periodic interrupt can be selected from rates of 500 ms to 122 µs. The update-ended interrupt can be used to indicate that an update cycle has completed.

The processor program can select which interrupts, if any, are going to be used. Three bits in Register B enable the interrupts. Writing a logic '1' to an interrupt-enable bit (Register B; Bit 6 = PIE; Bit 5 = AIE; Bit 4 = UIE) permits an interrupt to be initialized when the event occurs. A '0' in an interrupt-enable bit prohibits the  $\overline{IRQ}$  pin from being asserted from that interrupt condition. If an interrupt flag is already set when an interrupt is enabled,  $\overline{IRQ}$  is immediately set at an active level, although the interrupt initiating the event may have occurred much earlier. As a result, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs, the related flag bit (Register C; Bit 6 = 26; the 5 = AF; Bit 4 = UF) is set to a logic '1.' These flag bits are set independent of the state of the corresponding enable bit in Register B and can be used in a nulling mode without enabling the corresponding enable bits. The interrupt flag bits are status bits which software can interrogate as necessary.

When a flag is set, an indication is given to software that an interrupt event has occurred since the flag bit was last read; however, care should be taken when using the flag bits as all are cleared each time Register C is read. Detailed latching is included with Register C so that bits which are set remain stable throughout the READ cycle. All bits which are set high are cleared when read. Any new interrupts which are pending during the READ cycle are held until after the cycle is completed. One, two, or three bits can be set when reading Register C. Each utilized flag bit should be examined when read to ensure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt flag bit is set and the corresponding enable bit is also set, the IRQ pin is asserted low. IRQ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IRQF bit (Register C; Bit 7) is a '1' whenever the IRQ pin is being driven low. Determination that the RTC initiated an interrupt is accomplished by reading Register C. A logic '1' in the IRQF bit indicates that one or more interrupts have been initiated by the N46 186. The act of reading Register C clears all active flag bits and the IRQF bit.

# The periodic interrupt will of to once every 120 from

The periodic interrupt will cause the  $\overline{\mbox{IRQ}}$  pin to go to an active state from once every 500 ms to once every 122 µs. This function is separate from the alarm interrupt which can be output from once per second to once per day. The periodic interrupt rate is selected using the same Register A bits which select the square wave frequency (see *Table 4 on page 18*). Changing the Register A bits affects both the square wave frequency and the periodic interrupt output. However, each function has a separate enable bit in Register B. The periodic interrupt is enabled by the PIE bit (Register B; Bit 6). The periodic interrupt can be used with software counters to measure inputs, create output intervals, or await the next needed software function.

#### 3.5 Alarm interrupt

The alarm interrupt provides the system processor with an interrupt when a match is made between the RTC's hours, minutes, and seconds bytes and the corresponding alarm bytes.

The three alarm bytes can be used in two ways. First, when the alarm time is written in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the Alarm Interrupt Enable bit (Register B; Bit 5) is high. The second use is to insert a "Don't care" state in one or more of the three alarm bytes. The "Don't care" code is any hexadecimal value from C0 to FF. The two most significant bits of each byte set the "Don't care" condition when at logic '1.' An alarm will be generated each hour when the "Don't care" is are set in the hours byte. Similarly, an alarm is generated every minute with "Don't care" codes in the hour and minute alarm bytes. The "Don't care" codes in all three alarm bytes create an interrupt every second.

## 3.6 Update cycle interrupt

After each update cycle, the Update Cycle Ended Flag bit (UF) (Register C; Bit 4) is set to a '1.' If the Update Interrupt Enable bit (UIE) (Register B; Bit 4) is set to a '1,' and the SET bit (Register B; Bit 7) is a '0,' then an interrupt request is generated at the end of each update cycle.

#### 3.7 Oscillator control bits

When the M48T86 is shipped from the factory the internal oscillator is turned off. This feature prevents the lithium energy cell from being discharged until it is installed in a system. A pattern of "010" in Bits 4-6 of Pegister A will turn the oscillator on and enable the countdown chain. A pattern of "11X" will turn the oscillator on, but holds the countdown chain of the oscillator in reset. All other combinations of Bits 4-6 keep the oscillator off.

# 3.8 Update cycle

The M48T86 executes an update cycle once per second regardless of the SET bit (Register B, Bit 7). When the SET bit is asserted, the user copy of the double buffered time, calendar, and alarm bytes is frozen and will not update as the time increments. However, the time countdown chain continues to update the internal copy of the buffer. This feature allows accurate time to be maintained, independent of reading and writing the time, calendar, and alarm buffers. This also guarantees that the time and calendar information will be consistent. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "Don't care" code is present in all three positions.

There are three methods of accessing the real time clock that will avoid any possibility of obtaining inconsistent time and calendar data. The first method uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999ms are available to read valid time and date information. If this interrupt is used, the IRQF Bit (Register C; Bit 7) should be cleared before leaving the interrupt routine.

A second method uses the Update-In-Progress (UIP) bit (Register A; Bit 7) to determine if the update cycle is in progress. The UIP bit will pulse once per second. After the UIP bit goes high, the update transfer occurs 244  $\mu$ s later. If a low is read on the UIP bit, the user has at least 244  $\mu$ s before the time/calendar data will be changed. Therefore, the user

should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed 244 µs.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit is set high between the setting of the PF bit (Register C; Bit 6). Periodic interrupts that occur at a rate greater than  $t_{BUC}$  allow valid time and date information to be reached at each occurrence of the periodic interrupt. The READs should be completed within  $1/(t_{PL/2} + t_{BUC})$  to ensure that data is not read during the update cycle.

### 3.9 Square wave output selection

Thirteen of the 15 divider taps are made available to a 1-of-15 selector, as shown in the block diagram of *Figure 4 on page 8*. The purpose of selecting a divider tap is to generate a square wave output signal on the SQW pin. The RS3-RS0 bits in Register A establish the square wave output frequency. These frequencies are listed in *Table 4 on page 12*. The SQW frequency selection shares the 1-of-15 selector with the periodic interrupt generator. Once the frequency is selected, the output of the SQW pin can be turned off under program control with the Square Wave Enabled (SQWE) bit.

Table 4. Square wave frequency/periodic interrupt rate

	Register A bits				Scarr	wave	Periodic interrupt		
	RS3	RS2	RS1	RS0	Frenuency	Units	Period	Units	
	0	0	0	0	None	0 1	None		
	0	0	0		256	Hz	3.90625	ms	
	0	0	116	0	128	Hz	7.8125	ms	
	0	0		1.	8.192	kHz	122.070	us	
	0	AU	0	0	4.096	kHz	244.141	us	
	0	0	0	1	2.048	kHz	488.281	us	
	0	1	* 15	0	1.024	kHz	976.5625	us	
	(8)	1	7	1	512	Hz	1.953125	ms	
7/6	1	0	0	0	256	Hz	3.90625	ms	
1050.	10	0	0	1	128	Hz	7.8125	ms	
Oh	1	0	1	0	64	Hz	15.625	ms	
10	19	0	1	1	32	Hz	31.25	ms	
	1	1	0	0	16	Hz	62.5	ms	
0/05	1	1	0	1	8	Hz	125	ms	
O	1	1	1	0	4	Hz	250	ms	
	1	1	1	1	2	Hz	500	ms	

#### 3.10 Register A

#### 3.10.1 UIP update in progress

The Update in Progress (UIP) bit is a status flag that can be monitored. When the UIP bit is '1,' the update transfer will soon occur (see *Figure 9*). When UIP is a '0,' the update transfer will not occur for at least 244  $\mu$ s. The time, calendar, and alarm information in RAM is fully available for access when the UIP bit is '0.' The UIP bit is "Read only" and is not affected by RST. Writing the SET bit in Register B to a '1' inhibits any update transfer and clears the UIP Status bit.

#### 3.10.2 OSC0, OSC1, OSC2 oscillator control

These three bits are used to control the oscillator and reset the countdown chain. A pattern of "010" enables operation by turning on the oscillator and enabling the divider shain. A pattern of 11X turns the oscillator on, but keeps the frequency divider disabled. When "010" is written, the first update begins after 500 ms.

#### 3.10.3 RS3, RS2, RS1, RS0

These four rate-selection bits select one of the 13 taps on the 15-stage divider or disable the divider output. The tap selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The user may do one of the following:

Enable the interrupt with the PIE bit;

or

2. Enable the SQW output with the SQWE bit;

or

3. Enable both at the same time and same rate;

or


4. Enable heither.

Table 4 on page 18 lists the periodic interrupt rates and the square wave frequencies that may be chosen with the RS bits. These four READ/WRITE bits are not affected by  $\overline{RST}$ .

#### Table 5. Register A MSB

577	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
UIP	OSC2	OSC1	OSC0	RS3	RS2	RS1	RS0

Figure 9. Update period timing and UIP



#### 3.11 Register B

#### 3.11.1 SET

When the SET bit is a '0,' the update transfer functions normally by advancing the counts once per second. When the SET bit is written to a '1,' any update transfer is inhibited and the program may initialize the time and calendar bytes without an update occurring. READ cycles can be executed in a similar manner. SET is a READ/WRITE bit which is not modified by RST or internal functions of the M48T86.

#### 3.11.2 PIE: periodic interrupt enable

The Periodic Interrupt Enable bit (PIE) is a READ/WRITE bit which allows the Periodic Interrupt Flag (PF) bit in Register C to cause the IRQ pin to be driven low (see Figure 10 on page 21 for the relationship between PIE and UIE). When the PIE bit is set to ';' periodic interrupts are generated by driving the IRQ pin low at a rate specified by the RS5-RS0 bits of Register A. A '0' in the PIE bit blocks the IRQ output from being drive: we a periodic interrupt, but the Periodic Flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal M48T86 functions, but is cleared to '0' on RST.

#### 3.11.3 AIE: alarm interrupt enable

The Alarm Interrupt Enable (AIE) bit is a READ/WRITE bit which, when set to a '1,' permits the Alarm Flag (AF) bit in Register C to asset InQ. An alarm interrupt occurs for each second that the three time bytes equal ties three alarm bytes including a "Don't care" alarm code of binary 1XXXXXXX. When the AIF bit is set to '0,' the AF bit does not initiate the IRQ signal. The RST pin clears AIE to '5.' The internal functions of the M48T86 do not affect the AIE Bit.

#### 3.11.4 UIE: update ended interrupt enable

The Update Endea Interrupt Enable (UIE) bit is a READ/WRITE bit which enables the Update Endeal(UF) bit in Register C to assert IRQ. A transition low on the RST pin or the SET bit going high clears the UIE bit.

#### 3.11.5 SQWE: square wave enable

When the Square Wave Enable (SQWE) bit is set to a '1,' a square wave signal is driven out on the SQW pin. The frequency is determined by the rate-selection bits RS3-RS0. When the SQWE bit is set to '0,' the SQW pin is held low. The SQWE bit is cleared by the  $\overline{RST}$  pin. SQWE is a READ/WRITE bit.

#### 3.11.6 DM: data mode

The Data Mode (DM) bit indicates whether time and calendar information are in binary or BCD format. The DM bit is set by the program to the appropriate format and can be read as required. This bit is not modified by internal function or  $\overline{RST}$ . A '1' in DM signifies binary data and a '0' specifies binary coded decimal (BCD) data.

#### 3.11.7 24/12

The 24/12 Control bit establishes the format of the hours byte. A '1' indicates the 24-hour mode and a '0' indicates the 12-hour mode. This bit is READ/WRITE and is not affected by internal functions or RST.


#### 3.11.8 DSE: daylight savings enable

The Daylight Savings Enable (DSE) bit is a READ/WRITE bit which enables two special updates when set to a '1.' On the first Sunday in April, the time increments from 1:59:59AM to 3:00:00 AM. On the last Sunday in October, when the time reaches 1:59:59 AM, it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a '0.' This bit is not affected by internal functions or  $\overline{\text{RST}}$ .

Table 6. Register B MSB

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
SET	PIE	AIE	UIE	SQWE	DM	24,12	DSE

Figure 10. Update-ended/periodic interrupt relationship



# 3.12 Register C

#### 3.12.1 IRQF: interrupt request flag

The Interrupt Request Flag (IRQF) bit is set to a '1' when one or more of the following are true:

PF = PIE = 1

AF = AIE = 1

UF = UIE = 1

(e.g., IRQF = PF\*PIE+AF\*AIE+UF\*UIE)

#### 3.12.2 PF: periodic interrupt flag

The Periodic Interrupt Flag (PF) is a "Read only" bit which is set to a '1' when an edge is detected on the selected tap of the divider chain. The RS3-RS0 bits establish the periodic rate. PF is set to a '1' independent of the state of the PIE Bit. The  $\overline{\text{IRQ}}$  signal is active and will set the IRQF bit. The PF bit is cleared by a  $\overline{\text{RST}}$  or a software READ of Register C.

#### 3.12.3 AF: alarm flag

A '1' in the AF (Alarm Interrupt Flag) bit indicates that the current time has matched the alarm time. If the AIE bit is also a '1,' the  $\overline{IRQ}$  pin will go low and a '1' will appear in the IRQF Bit. A  $\overline{RST}$  or a READ of Register C will clear AF.

#### 3.12.4 UF: update ended interrupt flag

The Update Ended Interrupt Flag (UF) bit is set after each update cycle. When the <u>UIE</u> bit is set to a '1,' the '1' in the UF bit causes the IRQF bit to be a '1.' This will assert the IRQ pin. UF is cleared by reading Register C or a RST.

#### 3.12.5 BIT 0 through 3: unused bits

Bit 3 through Bit 0 are unused. These bits always read 0 and cannot be written.

## 3.13 Register D

#### 3.13.1 VRT: valid RAM and time

The Valid RAM and Time 'Var) bit is set to the '1' state by STMicroelectronics prior to shipment. This bit is not variable and should always be a '1' when read. If a '0' is ever present, an exhausted internal lithium cell is indicated and both the contents of the RTC data and RAM data are questionable. This bit is unaffected by RST.

#### 3.13.2 BIT 0 'nrough 6: unused bits

The remaining bits of Register D are not usable. They cannot be written and when read, they will always read '0.'

Table 7. Register C MSB

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
IRQF	PF	AF	UF	0	0	0	0

Table 8. Register D MSB


BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
VRT	0	0	0	0	0	0	0

# 3.14 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1  $\mu$ F (as shown in *Figure 11*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 11. Supply voltage protection



Maximum ratings M48T86

# 4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 9. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient operating temperature	0 to 70	C°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(1),(2),(3)</sup>	Lead solder temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or output voltages	0 315 7.0	V
V <sub>CC</sub>	Supply voltage	-0.3 to 7.0	٧
P <sub>D</sub>	Power dissipation	1,,,,	W

For DIP package: soldering temperature not to exceed 200 ి 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

Warning: אוניק: I's qa tive undershoots below –0.3 V are not allowed on any אין while in the battery backup mode.

Warning: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

577

<sup>2.</sup> For SOH28 package, standard (SnPb) lead finish: Inflow at peak temperature of 225°C (the time above 220°C must not exceed 20 seconds).

For SOH28 package, lead-free (Pb-free) lead finish: reflow at peak temperature of 260°C (the time above 255°C must not exceed 30 seconds).

# 5 DC and AC parameters


This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 10. Operating and AC measurement conditions

Parameter	M48T86	Unit
Supply voltage (V <sub>CC</sub> )	4.5 to 5.5	V
Ambient operating temperature (T <sub>A</sub> )	0 to 70	. 65
Load capacitance (C <sub>L</sub> )	100	pF
Input rise and fall times	≤5	ns
Input pulse voltages	0 ts 3	V
Input and output timing ref. voltages	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 12. AC testing load circuit (nc IPC)



577