

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









MACH 5 CPLD Family Fifth Generation MACH Architecture

FEATURES

- ♦ High logic densities and I/Os for increased logic integration
 - 128 to 512 macrocell densities
 - 68 to 256 I/Os
- ◆ Wide selection of density and I/O combinations to support most application needs
 - 6 macrocell density options
 - 7 I/O options
 - Up to 4 I/O options per macrocell density
 - Up to 5 density & I/O options for each package
- ◆ Performance features to fit system needs
 - 5.5 ns t_{PD} Commercial, 7.5 ns t_{PD} Industrial
 - 182 MHz f_{CNT}
 - Four programmable power/speed settings per block
- ◆ Flexible architecture facilitates logic design
 - Multiple levels of switch matrices allow for performance-based routing
 - 100% routability and pin-out retention
 - Synchronous and asynchronous clocking, including dual-edge clocking
 - Asynchronous product- or sum-term set or reset
 - 16 to 64 output enables
 - Functions of up to 32 product terms
- ◆ Advanced capabilities for easy system integration
 - 3.3-V & 5-V JEDEC-compliant operations
 - IEEE 1149.1 compliant for boundary scan testing
 - 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port
 - PCI compliant (-5/-6/-7/-10/-12 speed grades)
 - Safe for mixed supply voltage system design
 - Bus-Friendly™ Inputs & I/Os
 - Individual output slew rate control
 - Hot socketing
 - Programmable security bit
- ♦ Advanced E²CMOS process provides high performance, cost effective solutions

Publication# 20446

ev: J

Issue Date: April 2002



Table 1. MACH 5 Device Features ¹

| Feature | | M5-128/1 M M5LV-128 | | M5-256/1 M5LV-256 | | M5- M5L1 | • | M5- M5LV | 384 7-384 | M5-512 M5LV-512 | |
|-------------------------------------|-----|------------------------|-----|----------------------|-----|-------------|-----|-------------|--------------|--------------------|-----|
| Supply Voltage (V) | 5 | 3.3 | 5 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 |
| Macrocells | 128 | 128 | 192 | 256 | 256 | 320 | 320 | 384 | 384 | 512 | 512 |
| Maximum User I/O Pins | 120 | 120 | 120 | 160 | 160 | 192 | 160 | 160 | 160 | 256 | 256 |
| t _{PD} (ns) | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 6.5 | 6.5 | 6.5 | 6.5 | 6.5 | 6.5 |
| t _{SS} (ns) | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 |
| t _{COS} (ns) | 4.5 | 4.5 | 4.5 | 4.5 | 4.5 | 5.0 | 5.0 | 5.0 | 5.0 | 5.0 | 5.0 |
| f _{CNT} (MHz) | 182 | 182 | 182 | 182 | 182 | 167 | 167 | 167 | 167 | 167 | 167 |
| Typical Static Power (mA) | 35 | 35 | 45 | 55 | 55 | 70 | 70 | 75 | 75 | 100 | 100 |
| IEEE 1149.1 Boundary Scan Compliant | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| PCI-Compliant | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |

Note:

1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.



Table 2. MACH 5 Speed Grades

| | | | | Speed Grade ¹ | | | |
|---------------------|----|----|------|--------------------------|------|------|-----|
| Device | -5 | -6 | -7 | -10 | -12 | -15 | -20 |
| M5-128 ² | | | С | C, I | C, I | C, I | I |
| M5-128/1 | С | | C, I | C, I | C, I | C, I | I |
| M5IV-128 | С | | C,I | C, I | C, I | I | |
| M5-192/1 | С | | C, I | C, I | C, I | C, I | I |
| M5-256 ² | | | С | C, I | C, I | C, I | I |
| M5-256/1 | С | | C, I | C, I | C, I | C, I | I |
| M5IV-256 | С | | C, I | C, I | C, I | I | |
| M5-320 | | С | C, I | C, I | C, I | C, I | I |
| M5LV-320 | | С | C, I | C, I | C, I | C, I | I |
| M5-384 | | С | C, I | C, I | C, I | C, I | I |
| M5IV-384 | | С | C, I | C, I | C, I | C, I | I |
| M5-512 | | С | C, I | C, I | C, I | C, I | I |
| M5LV-512 | | С | C, I | C, I | C, I | C, I | I |

Note:

- 1. C = Commercial grade, I = Industrial grade
- 2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL[®] block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options ¹

| | M5-128/1 M5LV-128 | | M5-192/1 | | 256/1 N-256 | _ | -320 V-320 | 1 | -384 V-384 | M5-512 M5LV-512 | | |
|----------------|----------------------|--------|----------|------|----------------|------|---------------|------|---------------|--------------------|------|--|
| Supply Voltage | 5 | 3.3 | 5 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 | |
| 100-pin TQFP | 68 | 68, 74 | 68 | 68 | 68*, 74 | | | | | | | |
| 100-pin PQFP | 68 | 68* | 68* | 68* | 68 | | | | | | | |
| 144-pin TQFP | | 104 | | | 104 | | | | | | | |
| 144-pin PQFP | 104 | 104* | 104* | 104* | 104* | | | | | | | |
| 160-pin PQFP | 120 | 120 | 120 | 120 | 120 | 120* | 120 | 120* | 120 | 120* | 120 | |
| 208-pin PQFP | | | | 160 | 160 | 160 | 160 | 160 | 160 | 160 | 160 | |
| 240-pin PQFP | | | | | | 184* | 184* | 184* | 184* | 184* | 184* | |
| 256-ball BGA | | | | | | 192 | 192* | 192* | 192* | 192* | 192* | |
| 352-ball BGA | | | | | | | | | | 256 | 256 | |

Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.


Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,



and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.



20446G-001

Figure 1. MACH 5 Block Diagram

The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ♦ I/O cells
- ◆ Product-term array and Logic Allocator
- ◆ Macrocells
- ◆ Register control generator
- ◆ Output enable generator

I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.

20446G-002






Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 of 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

| Macrocell | Available Clusters | Macrocell | Available Clusters |
|-----------------------|--|-----------------|---|
| M_0 | C_0, C_1, C_2, C_3, C_4 | M ₈ | $C_5, C_6, C_7, C_8, C_9, C_{10}, C_{11}, C_{12}$ |
| M ₁ | $C_0, C_1, C_2, C_3, C_4, C_5$ | M ₉ | $C_6, C_7, C_8, C_9, C_{10}, C_{11}, C_{12}, C_{13}$ |
| M ₂ | $C_0, C_1, C_2, C_3, C_4, C_5, C_6$ | M ₁₀ | $C_7, C_8, C_9, C_{10}, C_{11}, C_{12}, C_{13}, C_{14}$ |
| M ₃ | $C_0, C_1, C_2, C_3, C_4, C_5, C_6, C_7$ | M ₁₁ | $C_8, C_9, C_{10}, C_{11}, C_{12}, C_{13}, C_{14}, C_{15}$ |
| M_4 | $C_0, C_1, C_2, C_3, C_4, C_5, C_6, C_7$ | M ₁₂ | $C_8, C_9, C_{10}, C_{11}, C_{12}, C_{13}, C_{14}, C_{15}$ |
| M ₅ | $C_1, C_2, C_3, C_4, C_5, C_6, C_7, C_8$ | M ₁₃ | $C_9, C_{10}, C_{11}, C_{12}, C_{13}, C_{14}, C_{15}$ |
| M ₆ | $C_2, C_3, C_4, C_5, C_6, C_7, C_8, C_9$ | M ₁₄ | $C_{10}, C_{11}, C_{12}, C_{13}, C_{14}, C_{15}$ |
| M ₇ | C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ | M ₁₅ | C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅ |

Table 4. Product Term Steering Options for PT Clusters and Macrocells

20446G-003



Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as "buried" macrocells to drive device logic via the matrix.




Figure 3. Macrocell Diagram

Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock (A*B*C)
- ◆ Sum-term clock (A+B+C)

Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable



◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

Clock Line 2 Options

◆ Global clock (0, 1, 2, or 3) with clock enable

Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable




Figure 4. Clock Generator

Figure 5. Set/Reset Generator

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.



OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).




Figure 6. Output Enable Generator and I/O Cell

20446G-006



MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an "i". By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDi} + t_{BUF}$ A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled MACH 5 Timing and High Speed Design for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model



MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCANTESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide insystem programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.



SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS 1

Both the 3.3-V and 5-V V_{CC} MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

BUS-FRIENDLY INPUTS AND I/OS

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled MACH Endurance Characteristics on the Lattice Data Book CD-ROM or Lattice web site.

POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

High Speed/High Power 100% Power

Medium High Speed/Medium High Power 67% Power

Medium Low Speed/Medium Low Power 40% Power

Low Speed/Low Power 20% Power

Table 5. Power Levels

PROGRAMMABLE SLEW RATE

Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.




SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.



MACH 5 PAL BLOCK




See Ordering Information section for product status.

Select devices have been discontinued



BLOCK DIAGRAM — M5(LV)-128/XXX


SEGMENT 0



SEGMENT 1


20446G-007

Select devices have been discontinued. See Ordering Information section for product status.






See Ordering Information section for product status. Select devices have been discontinued.






Select devices have been discontinued. See Ordering Information section for product status.





20446G-011


Select devices have been discontinued. See Ordering Information section for product status.







Select devices have been discontinued. See Ordering Information section for product status.






BLOCK DIAGRAM — M5(LV)-512/XXX

20

See Ordering Information section for product status. Select devices have been discontinued.









ABSOLUTE MAXIMUM RATINGS

M5

| Storage Temperature65°C to +150°C |
|---|
| Device Junction Temperature (Note 1) |
| DC Input Voltage0.5 V to 5.5 V |
| Static Discharge Voltage |
| Latchup Current (-40°C to +85°C) 200 mA |
| |

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

| Ambient Temperature (T_A) Operating in Free Air |
|--|
| Supply Voltage (VCC) with Respect to Ground +4.75 V to +5.25 V |
| Industrial (I) Devices |
| Ambient Temperature (T_A) Operating in Free Air40°C to +85°C |
| Supply Voltage (VCC) with Respect to Ground +4.5 V to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

5-V DC CHARACTERISITICS OVER OPERATING RANGES

| Parameter Symbol | Parameter Description | Test Description | Min | Тур | Max | Unit |
|---------------------|--|---|-----|-----|------|------|
| | Output HIGH Voltage | $I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | 2.4 | | | V |
| V _{OH} | (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices) | $I_{OH} = -100 \mu A$, $V_{CC} = Max$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ | | 3.3 | 3.6 | V |
| VII | Output HIGH Voltage | $I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | 2.4 | | | V |
| | (For M5-128, M5-192, M5-256 Devices) | I_{OH} = -2.5 mA, V_{CC} = 5.25 V, V_{IN} = V_{IH} or V_{IL} | | | 3.6 | V |
| V _{OL} | Output LOW Voltage (Note 2) | $I_{OL} = +16 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | | | 0.5 | V |
| V _{IH} | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3) | 2.0 | | | V |
| V _{IL} | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 3) | | | 0.8 | V |
| I_{IH} | Input HIGH Leakage Current | $V_{IN} = 5.25, V_{CC} = Max \text{ (Note 4)}$ | | | 10 | μΑ |
| I_{IL} | Input LOW Leakage Current | V _{IN} = 0, V _{CC} = Max (Note 4) | | | -10 | μΑ |
| I _{OZH} | Off-State Output Leakage Current HIGH | $V_{OUT} = 5.25$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or V_{IL} (Note 4) | | | 10 | μA |
| I _{OZL} | Off-State Output Leakage Current LOW | $V_{OUT} = 0$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or V_{IL} (Note 4) | | | -10 | μA |
| I _{SC} | Output Short-Circuit Current | $V_{OUT} = 0.5 V_{CC} = Max, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 5)}$ | -30 | | -180 | mA |

Note:

- 1. 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- 2. Total $I_{\rm OL}$ between ground pins should not exceed 64 mA.
- 3. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- 4. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- 5. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.



ABSOLUTE MAXIMUM RATINGS

M5LV

| Storage Temperature65°C to +150°C |
|--|
| Device Junction Temperature+130°C |
| Supply Voltage with Respect to Ground0.5 V to +4.5 V |
| DC Input Voltage0.5 V to 5.5 V |
| Static Discharge Voltage |
| Latchup Current (-40°C to +85°C) |

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

| Industrial (I) Devices |
|---|
| Supply Voltage (V_{CC}) with Respect to Ground +3.0 V to +3.6 V |
| Operating in Free Air |
| Ambient Temperature (T _A) |

Industrial (I) Devices

Ambient Temperature (T_A)

Operating in Free Air.....-40°C to +85°C

Supply Voltage (V_{CC})

Operating ranges define those limits between which the functionality of the device is guaranteed.

3.3-V DC CHARACTERISITICS OVER OPERATING RANGES

| Parameter Symbol | Parameter Description | Test Descrip | tion | Min | Max | Unit |
|---------------------|---------------------------------------|---|---|----------------------|------|------|
| v | Output HIGH Voltage | $V_{CC} = Min$ | $I_{OH} = -100 \mu A$ | V _{CC} -0.2 | | V |
| V _{OH} | Output filori voltage | $V_{IN} = V_{IH \text{ or }} V_{IL}$ | $I_{OH} = 3.2 \text{ mA}$ | 2.4 | | V |
| V | Output LOW Voltage | $V_{CC} = Min$ | $I_{OL} = 100 \mu A$ | | 0.2 | V |
| V _{OL} | Output LOW Voltage | $V_{IN} = V_{IH \text{ or }} V_{IL}$ | $I_{OL} = 16 \text{ mA} \text{ (Note 1)}$ | | 0.5 | V |
| V _{IH} | Input HIGH Voltage | $V_{OUT} \ge V_{OH} \text{ Min or } V_{OUT} \le V_{OL} \text{ Max}$ | 2.0 | 5.5 | V | |
| V _{IL} | Input LOW Voltage | $V_{OUT} \ge V_{OH} \text{ Min or } V_{OUT} \le V_{OL} \text{ Max}$ | (Note 2) | -0.3 | 0.8 | V |
| I _{IH} | Input HIGH Leakage Current | $V_{IN} = 3.6, V_{CC} = Max \text{ (Note 3)}$ | | | 10 | μA |
| I _{IL} | Input LOW Leakage Current | $V_{IN} = 0$, $V_{CC} = Max$ (Note 3) | | | -10 | μA |
| I _{OZH} | Off-State Output Leakage Current HIGH | $V_{OUT} = 3.6$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or | · V _{IL} (Note 3) | | 10 | μA |
| I _{OZL} | Off-State Output Leakage Current LOW | $V_{OUT} = 0$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or $V_{IN} = V_{IH}$ | | -10 | μA | |
| I _{SC} | Output Short-Circuit Current | $V_{OUT} = 0.5 V_{CC} = Max, V_{IN} = V_{IH} or$ | V _{IL} (Note 4) | -15 | -160 | mA |

Notes:

- 1. Total I_{OL} between ground pins should not exceed 64 mA.
- 2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- 3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- 4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.



M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹

| | | - | .5 | -6 | | - | .7 | -10 | | -1 | 12 | -1 | 15 | -20 | | |
|--------------------|---|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|------|------|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| Combi | natorial Delay: | ! | ! | | | ! | ! | | | ! | ! | | ! | | | |
| t _{PDi} | Internal combinatorial propagation delay | | 3.5 | | 4.5 | | 5.5 | | 8.0 | | 10.0 | | 13.0 | | 18.0 | ns |
| t _{PD} | Combinatorial propagation delay | | 5.5 | | 6.5 | | 7.5 | | 10.0 | | 12.0 | | 15.0 | | 20.0 | ns |
| Regist | ered Delays: | | • | | | | | | | | ! | | | | | |
| t _{SS} | Synchronous clock setup time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 8.0 | | 10.0 | | ns |
| t _{SA} | Asynchronous clock setup time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{HS} | Synchronous clock hold time | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{HA} | Asynchronous clock hold time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{COSi} | Synchronous clock to internal output | | 2.5 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 8.0 | | 10.0 | ns |
| t _{COS} | Synchronous clock to output | | 4.5 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | 10.0 | | 12.0 | ns |
| t _{COAi} | Asynchronous clock to internal output | | 6.0 | | 6.0 | | 8.0 | | 10.0 | | 13.0 | | 15.0 | | 18.0 | ns |
| t _{COA} | Asynchronous clock to output | | 8.0 | | 8.0 | | 10.0 | | 12.0 | | 15.0 | | 17.0 | | 20.0 | ns |
| Latche | ed Delays: | | • | | | | ' | | | | • | | ' | | | |
| t _{SAL} | Latch setup time | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{HAL} | Latch hold time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{PDLi} | Transparent latch internal | | 6.0 | | 7.0 | | 7.0 | | 8.0 | | 9.0 | | 10.0 | | 10.0 | ns |
| t _{PDL} | Propagation delay through transparent latch | | 8.0 | | 9.0 | | 9.0 | | 10.0 | | 11.0 | | 12.0 | | 12.0 | ns |
| t _{GOAi} | Gate to internal output | | 7.0 | | 8.0 | | 8.0 | | 9.0 | | 10.0 | | 11.0 | | 12.0 | ns |
| t _{GOA} | Gate to output | | 9.0 | | 10.0 | | 10.0 | | 11.0 | | 12.0 | | 13.0 | | 14.0 | ns |
| Input | Register Delays: | 1 | 1 | | | | • | | | | | | | | | |
| t _{SIRS} | Input register setup time using a synchronous clock | 2.0 | | 2.0 | | 2.0 | | 3.0 | | 3.0 | | 3.0 | | 3.0 | | ns |
| t _{SIRA} | Input register setup time using an asynchronous clock | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{HIRS} | Input register hold time using a synchronous clock | 3.0 | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | 4.0 | | 4.0 | | ns |
| t _{HIRA} | Input register hold time using an asynchronous clock | 6.0 | | 6.0 | | 6.0 | | 7.0 | | 7.0 | | 7.0 | | 7.0 | | ns |
| Input | Latch Delays: | | | | | | | | - | l | | | - | - | | |
| t _{SIL} | Input latch setup time | 2.0 | | 2.0 | | 2.0 | | 3.0 | | 3.0 | | 3.0 | | 3.0 | | ns |
| t _{HIL} | Input latch hold time | 6.0 | | 6.0 | | 6.0 | | 7.0 | | 7.0 | | 7.0 | | 7.0 | | ns |
| t _{PDILi} | Transparent input latch | | 5.0 | | 5.0 | | 5.5 | | 6.0 | | 6.0 | | 6.0 | | 6.0 | ns |
| | t Delays: | - | 1 | 1 | | | - | 1 | | | - | | - | | - | _ |
| t _{BUF} | Output buffer delay | | 2.0 | | 2.0 | | 2.0 | | 2.0 | | 2.0 | | 2.0 | | 2.0 | ns |
| t _{SIW} | Slow slew rate delay | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | ns |
| t _{EA} | Output enable time | | 7.5 | | 7.5 | | 9.5 | | 10.0 | | 12.0 | | 15.0 | | 20.0 | ns |
| t _{ER} | Output disable time | | 7.5 | | 7.5 | | 9.5 | | 10.0 | | 12.0 | | 15.0 | | 20.0 | ns |



M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

| | | -5 | | _ | 6 | _ | 7 | -1 | 10 | -1 | 12 | -1 | 15 | -2 | 20 | |
|------------------|---|-----|---------------|-----|------|-----|---------------|-----|---------------|-----|---------------|------|---------------|------|---------------|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| Power | Delays: | | | | ! | | | | | | | | | | | |
| t _{PL1} | Power level 1 delay (Note 2) | | 4.0 (5.0) | | 4.0 | | 4.0 (5.0) | | 4.0 (5.0) | | 4.0 (5.0) | | 4.0 (5.0) | | 4.0 (5.0) | ns |
| t _{PL2} | Power level 2 delay (Note 2) | | 6.0 (9.0) | | 6.0 | | 6.0 (9.0) | | 6.0 (9.0) | | 6.0 (9.0) | | 6.0 (9.0) | | 6.0 (9.0) | ns |
| t _{PL3} | Power level 3 delay (Note 2) | | 9.0 (17.5) | | 9.0 | | 9.0 (17.5) | | 9.0 (17.5) | | 9.0 (17.5) | | 9.0 (17.5) | | 9.0 (17.5) | ns |
| Additi | onal Cluster Delay: | • | | | | | | | • | | | • | | | • | |
| t _{PT} | Product term cluster delay | | 0.3 | | 0.3 | | 0.3 | | 0.3 | | 0.3 | | 0.3 | | 0.3 | ns |
| Interc | onnect Delays: | • | | | • | | | | • | | | • | | | • | |
| t _{BLK} | Block interconnect delay | | 1.5 | | 1.5 | | 1.5 | | 2.0 | | 2.0 | | 2.0 | | 2.0 | ns |
| t _{SEG} | Segment interconnect delay | | 4.5 | | 4.5 | | 5.0 | | 6.0 | | 6.0 | | 6.0 | | 6.0 | ns |
| Reset | and Preset Delays: | | | | | | | | | | | | | | | |
| t _{SRi} | Asynchronous reset or preset to internal register output | | 6.0 | | 8.0 | | 8.0 | | 10.0 | | 12.0 | | 14.0 | | 16.0 | ns |
| t_{SR} | Asynchronous reset or preset to register output | | 8.0 | | 10.0 | | 10.0 | | 12.0 | | 14.0 | | 16.0 | | 18.0 | ns |
| t _{SRR} | Reset and set register recovery time | 5.5 | | 7.5 | | 7.5 | | 8.0 | | 9.0 | | 10.0 | | 11.0 | | ns |
| t _{SRW} | Asynchronous reset or preset width | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| Clock | Enable Delays: | • | | | • | | | | • | | | • | | | • | |
| t _{CES} | Clock enable setup time | 4.0 | | 5.0 | | 5.0 | | 6.0 | | 7.0 | | 7.0 | | 8.0 | | ns |
| t _{CEH} | Clock enable hold time | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 6.0 | | 7.0 | | ns |
| Width | | • | | | • | | | | • | | | • | | | • | |
| t _{WLS} | Global clock width low (Note 3) | 2.5 | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 6.0 | | ns |
| t _{WHS} | Global clock width high (Note 3) | 2.5 | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 6.0 | | ns |
| t _{WLA} | Product term clock width low | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{WHA} | Product term clock width high | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{GWA} | Gate width low (for low transparent) or high (for high transparent) | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{WIR} | Input register clock width low or high | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |

See Ordering Information section for product status. Select devices have been discontinued.



M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

| • | • | | | | | | | | | | | • | | | | • |
|-------------------|--|-----|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
| | | -5 | | -6 | | -7 | | -10 | | -12 | | -15 | | -20 | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| Freque | ency: | | | | | | | | | | | | | | | |
| f _{MAX} | External feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$ | 133 | | 125 | | 100 | | 83.3 | | 71.4 | | 55.6 | | 45.5 | | MHz |
| | Internal feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COSi})$ | 182 | | 167 | | 125 | | 100 | | 83.3 | | 62.5 | | 50.0 | | MHz |
| | No feedback PAL block level. Min of $1/(t_{WLS}+t_{WHS})$ or $1/(t_{SS}+t_{HS})$ | 200 | | 167 | | 167 | | 125 | | 100 | | 83.3 | | 83.3 | | MHz |
| f _{MAXA} | External feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$ | 91 | | 91 | | 71.4 | | 58.8 | | 47.6 | | 41.7 | | 35.7 | | MHz |
| | Internal feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COAi})$ | 111 | | 111 | | 83.3 | | 66.7 | | 52.6 | | 45.5 | | 38.5 | | MHz |
| | No feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{HA})$ | 167 | | 125 | | 125 | | 100 | | 83.3 | | 71.4 | | 62.5 | | MHz |
| f _{MAXI} | Maximum input register frequency 1/(t _{SIRS} +t _{HIRS}) or 1/(2 x t _{WICW}) | 167 | | 125 | | 125 | | 100 | | 83.3 | | 71.4 | | 62.5 | | MHz |

Notes:

- 1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
- 2. Numbers in parentheses are for M5-128, M5-192, M5-256.
- 3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ($f_{MAX}/2$).