

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# M95040 M95020 M95010


4 Kbit, 2 Kbit and 1 Kbit serial SPI bus EEPROM with high-speed clock

### **Features**

- Compatible with SPI bus serial interface (Positive clock SPI modes)
- Single supply voltage:
  - 4.5 V to 5.5 V for M950x0
  - 2.5 V to 5.5 V for M950x0-W
  - 1.8 V to 5.5 V for M950x0-R
- High speed
  - 10 MHz Clock rate, 5 ms write time
- Status Register
- Byte and Page Write (up to 16 bytes)
- Self-timed programming cycle
- Adjustable size read-only EEPROM area
- Enhanced ESD protection
- More than 1 Million write cycles
- More than 40-year data retention
- Packages
  - ECOPACK<sup>®</sup> (RoHS compliant)

Table 1. Device summary

Reference	Part number	
	M95040	
M95040	M95040-W	
	M95040-R	
	M95020	
M95020	M95020-W	
	M95020-R	
	M95010	
M95010	M95010-W	
	M95010-R	



# **Contents**

1	Des	cription
2	Sign	al description 8
	2.1	Serial Data output (Q)
	2.2	Serial Data input (D)
	2.3	Serial Clock (C) 8
	2.4	Chip Select (S)
	2.5	Hold (HOLD)
	2.6	Write Protect (W)
	2.7	V <sub>SS</sub> ground
	2.8	Supply voltage (V <sub>CC</sub> )
		2.8.1 Operating supply voltage V <sub>CC</sub>
		2.8.2 Power-up conditions
		2.8.3 Device reset
		2.8.4 Power-down
3	Con	necting to the SPI bus11
	3.1	SPI modes
4	Ope	rating features
	4.1	Hold condition
	4.2	Status Register
	4.3	Data protection and protocol control
5	Mem	nory organization15
6	Insti	ructions
	6.1	Write Enable (WREN)
	6.2	Write Disable (WRDI)
	6.3	Read Status Register (RDSR)
		6.3.1 WIP bit
		6.3.2 WEL bit
		6.3.3 BP1, BP0 bits

M95040, M95020,	M95010
-----------------	--------

	6.4	Write Status Register (WRSR)	20
	6.5	Read from Memory Array (READ)	21
	6.6	Write to Memory Array (WRITE)	22
7	Pow	er-up and delivery states	24
	7.1	Power-up state	24
	7.2	Initial delivery state	24
8	Maxi	imum rating	25
9	DC a	and AC parameters	26
10	Pack	kage mechanical data	35
11	Part	numbering 3	38
12	Revi	ision history	40

# List of tables

Table 1.	Device summary	1
Table 2.	Signal names	7
Table 3.	Write-protected block size	. 14
Table 4.	Instruction set	. 16
Table 5.	Status Register format	. 18
Table 6.	Address range bits	. 21
Table 7.	Absolute maximum ratings	. 25
Table 8.	Operating conditions (M950x0)	. 26
Table 9.	Operating conditions (M950x0-W)	. 26
Table 10.	Operating conditions (M950x0-R)	. 26
Table 11.	AC test measurement conditions	. 26
Table 12.	Capacitance	. 27
Table 13.	DC characteristics (M950x0, device grade 3)	. 27
Table 14.	DC characteristics (M950x0-W, device grade 6)	. 27
Table 15.	DC characteristics (M950x0-W, device grade 3)	
Table 16.	DC characteristics (M950x0-R, device grade 6)	. 28
Table 17.	AC characteristics (M950x0, device grade 3)	
Table 18.	AC characteristics (M950x0-W, device grade 6)	. 30
Table 19.	AC characteristics (M950x0-W, Device Grade 3)	
Table 20.	AC characteristics (M950x0-R, device grade 6)	. 32
Table 21.	SO8N — 8-lead plastic small outline, 150 mils body width, package	
	mechanical data	
Table 22.	TSSOP8 — 8-lead thin shrink small outline, package mechanical data	. 36
Table 23.	UFDFPN8 (MLP8) — 8-lead ultra thin fine pitch dual flat package no lead	
	2 × 3mm, package mechanical data	. 37
Table 24.	Ordering information scheme	
Table 25.	Available M95010 products (package, voltage range, temperature grade)	
Table 26.	Available M95020 products (package, voltage range, temperature grade)	
Table 27.	Available M95040 products (package, voltage range, temperature grade)	. 39
Table 28	Document revision history	40

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	8-pin package connections	
Figure 3.	Bus master and memory devices on the SPI bus	
Figure 4.	SPI modes supported	
Figure 5.	Hold condition activation	13
Figure 6.	Block diagram	15
Figure 7.	Write Enable (WREN) sequence	16
Figure 8.	Write Disable (WRDI) sequence	17
Figure 9.	Read Status Register (RDSR) sequence	
Figure 10.	Write Status Register (WRSR) sequence	20
Figure 11.	Read from Memory Array (READ) sequence	21
Figure 12.	Byte Write (WRITE) sequence	
Figure 13.	Page Write (WRITE) sequence	23
Figure 14.	AC test measurement I/O waveform	26
Figure 15.	Serial input timing	33
Figure 16.	Hold timing	33
Figure 17.	Output timing	34
Figure 18.	SO8N — 8-lead plastic small outline 150 mils body width, package outline	35
Figure 19.	TSSOP8 — 8-lead thin shrink small outline, package outline	36
Figure 20.	UFDFPN8 (MLP8) — 8-lead ultra thin fine pitch dual flat package no lead	
	2 × 3mm, package outline	37

577

# 1 Description

The M95040 is a 4 Kbit (512 x 8) electrically erasable programmable memory (EEPROM), accessed by a high speed SPI-compatible bus. The other members of the family (M95020 and M95010) are identical, though proportionally smaller (2 and 1 Kbit, respectively).

Each device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and Q, as shown in *Table 2* and *Figure 1*.

The device is selected when Chip Select  $(\overline{S})$  is taken low. Communications with the device can be interrupted using Hold  $(\overline{HOLD})$ . WRITE instructions are disabled by Write Protect  $(\overline{W})$ .

Figure 1. Logic diagram





Figure 2. 8-pin package connections



1. See Section 10: Package mechanical data for package dimensions, and how to identify pin-1.

Table 2. Signal names

Signal name	Function
С	Serial Clock
D	Serial Data input
Q	Serial Data output
S	Chip Select
W	Write Protect
HOLD	Hold
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground

# 2 Signal description

During all operations,  $V_{CC}$  must be held stable and within the specified valid range:  $V_{CC}$ (min) to  $V_{CC}$ (max).

All of the input and output signals can be held high or low (according to voltages of  $V_{IH}$ ,  $V_{OH}$ ,  $V_{IL}$  or  $V_{OL}$ , as specified in *Table 13* to *Table 16*). These signals are described next.

## 2.1 Serial Data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

### 2.2 Serial Data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).

## 2.3 Serial Clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).

# 2.4 Chip Select $(\overline{S})$

When this input signal is high, the device is deselected and Serial Data Output (Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Standby Power mode. Driving Chip Select  $(\overline{S})$  low selects the device, placing it in the Active Power mode

After Power-up, a falling edge on Chip Select  $(\overline{S})$  is required prior to the start of any instruction.

# 2.5 Hold (HOLD)

The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip Select  $(\overline{S})$  driven low.

## 2.6 Write Protect $(\overline{W})$

This input signal is used to control whether the memory is write protected. When Write Protect  $(\overline{W})$  is held low, writes to the memory are disabled, but other operations remain enabled. Write Protect  $(\overline{W})$  must either be driven high or low, but must not be left floating.

### 2.7 V<sub>SS</sub> ground

 $V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.

## 2.8 Supply voltage (V<sub>CC</sub>)

### 2.8.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see *Table 8*, *Table 9* and *Table 10*). This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle ( $t_W$ ). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

### 2.8.2 Power-up conditions

When the power supply is turned on,  $V_{CC}$  rises continuously from  $V_{SS}$  to  $V_{CC}$ . During this time, the Chip Select  $(\overline{S})$  line is not allowed to float but should follow the  $V_{CC}$  voltage. It is therefore recommended to connect  $\overline{S}$  line to  $V_{CC}$  via a suitable pull-up resistor (see *Figure 3*).

In addition, the Chip Select  $(\overline{S})$  input offers a built-in safety feature, as it is edge-sensitive as well as level-sensitive: after power-up, the device does not become selected until a falling edge has first been detected on Chip Select  $(\overline{S})$ . This ensures that Chip Select  $(\overline{S})$  must have been high, prior to going low to start the first operation.

The  $V_{CC}$  rise time must not vary faster than 1 V/ $\mu$ s.

#### 2.8.3 Device reset

In order to prevent inadvertent Write operations during power-up (continuous rise of  $V_{CC}$ ), a power on reset (POR) circuit is included. At power-up, the device does not respond to any instruction until  $V_{CC}$  has reached the power on reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined in *Table 8*, *Table 9* and *Table 10*).

9/42

Once  $V_{CC}$  has passed over the POR threshold, the device is reset and in the following state:

- Standby Power mode
- deselected (at next power-up, a falling edge is required on Chip Select  $(\overline{S})$  before any instructions can be started)
- not in the Hold condition
- Status Register:
  - the Write Enable Latch (WEL) is reset to 0
  - Write In Progress (WIP) is reset to 0. (The SRWD, BP1 and BP0 bits of the Status Register are non-volatile bits and therefore remain unchanged)

Note: Once  $V_{CC}$  has passed the power on reset threshold voltage, until  $V_{CC}$  reaches the minimum  $V_{CC}$  operating voltage, the memory must not be selected/accessed.

#### 2.8.4 Power-down

At power-down (continuous decrease in  $V_{CC}$  below the minimum VCC operating voltage), the device must be:

- ullet deselected (Chip Select  $\overline{S}$  should be allowed to follow the voltage applied on  $V_{CC}$ )
- in Standby Power mode (that should not be any internal write cycle in progress)

# 3 Connecting to the SPI bus

These devices are fully compatible with the SPI protocol.

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select  $(\overline{S})$  goes low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.

Figure 3 shows an example of three memory devices connected to an MCU, on an SPI bus. Only one memory device is selected at a time, so only one memory device drives the Serial Data output (Q) line at a time, the other memory devices are high impedance.

The pull-up resistor R (represented in *Figure 3*) ensures that a device is not selected if the bus master leaves the  $\overline{S}$  line in the high impedance state.

In applications where the bus master might enter a state where all SPI bus inputs/outputs would be in high impedance at the same time (for example, if the bus master is reset during the transmission of an Instruction), the clock line (C) must be connected to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the  $\overline{S}$  line is pulled high): this ensures that  $\overline{S}$  and C do not become high at the same time, and so, that the  $t_{SHCH}$  requirement is met. The typical value of R is 100 k $\Omega$ 




Figure 3. Bus master and memory devices on the SPI bus

1. The Write Protect  $(\overline{W})$  and Hold  $(\overline{HOLD})$  signals should be driven, high or low as appropriate.

47/

### 3.1 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:


- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in *Figure 4*, is the clock polarity when the bus master is in Stand-by mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

Figure 4. SPI modes supported



#### **Operating features** 4

#### 4.1 **Hold condition**

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To enter the Hold condition, the device must be selected, with Chip Select (S) low.

Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold (HOLD) signal is driven low at the same time as Serial Clock (C) already being low (as shown in *Figure 5*).

The Hold condition ends when the Hold (HOLD) signal is driven high at the same time as Serial Clock (C) already being low.

Figure 5 also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being low.




Figure 5. Hold condition activation

#### 4.2 Status Register

Figure 6 shows the position of the Status Register in the control logic of the device. This register contains a number of control bits and status bits, as shown in Table 5. For a detailed description of the Status Register bits, see Section 6.3: Read Status Register (RDSR).

57 13/42

### 4.3 Data protection and protocol control

To help protect the device from data corruption in noisy or poorly controlled environments, a number of safety features have been built in to the device. The main security measures can be summarized as follows:

- The WEL bit is reset at power-up.
- Chip Select ( $\overline{S}$ ) must rise after the eighth clock count (or multiple thereof) in order to start a non-volatile Write cycle (in the memory array or in the Status Register).
- Accesses to the memory array are ignored during the non-volatile programming cycle, and the programming cycle continues unaffected.
- Invalid Chip Select (S) and Hold (HOLD) transitions are ignored.

For any instruction to be accepted and executed, Chip Select  $(\overline{S})$  must be driven high after the rising edge of Serial Clock (C) that latches the last bit of the instruction, and before the next rising edge of Serial Clock (C).

For this, "the last bit of the instruction" can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except in the case of RDSR and READ instructions). Moreover, the "next rising edge of CLOCK" might (or might not) be the next bus transaction for some other device on the bus.

When a Write cycle is in progress, the device protects it against external interruption by ignoring any subsequent READ, WRITE or WRSR instruction until the present cycle is complete.


Table 3. Write-protected block size

Status Register bits		Protected block	Protected array addresses			
BP1	BP0	Protected block	M95040	M95020	M95010	
0	0	none	none	none	none	
0	1	Upper quarter	180h - 1FFh	C0h - FFh	60h - 7Fh	
1	0	Upper half	100h - 1FFh	80h - FFh	40h - 7Fh	
1	1	Whole memory	000h - 1FFh	00h - FFh	00h - 7Fh	

# 5 Memory organization

The memory is organized as shown in Figure 6.

Figure 6. Block diagram



### 6 Instructions

Each instruction starts with a single-byte code, as summarized in Table 4.

If an invalid instruction is sent (one not contained in *Table 4*), the device automatically deselects itself.

Table 4. Instruction set

Instruction	Description	Instruction Format
WREN	Write Enable	0000 X110 <sup>(1)</sup>
WRDI	Write Disable	0000 X100 <sup>(1)</sup>
RDSR	Read Status Register	0000 X101 <sup>(1)</sup>
WRSR	Write Status Register	0000 X001 <sup>(1)</sup>
READ	Read from Memory Array	0000 A <sub>8</sub> 011 <sup>(2)</sup>
WRITE	Write to Memory Array	0000 A <sub>8</sub> 010 <sup>(2)</sup>


<sup>1.</sup> X = Don't Care.

## 6.1 Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in *Figure 7*, to send this instruction to the device, Chip Select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven high.

Figure 7. Write Enable (WREN) sequence



<sup>2.</sup> A8 = 1 for the upper half of the memory array of the M95040, and 0 for the lower half, and is Don't Care for other devices.

## 6.2 Write Disable (WRDI)

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device.


As shown in *Figure 8*, to send this instruction to the device, Chip Select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on Serial Data Input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven high.

The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion
- Write Protect (W) line being held low.

Figure 8. Write Disable (WRDI) sequence



### 6.3 Read Status Register (RDSR)

One of the major uses of this instruction is to allow the MCU to poll the state of the Write In Progress (WIP) bit. This is needed because the device will not accept further WRITE or WRSR instructions when the previous Write cycle is not yet finished.

As shown in *Figure 9*, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte are then shifted in, on Serial Data Input (D). The current state of the bits in the Status Register is shifted out, on Serial Data Out (Q). The Read Cycle is terminated by driving Chip Select  $(\overline{S})$  high.

The Status Register may be read at any time, even during a Write cycle (whether it be to the memory area or to the Status Register). All bits of the Status Register remain valid, and can be read using the RDSR instruction. However, during the current Write cycle, the values of the non-volatile bits (BP0, BP1) become frozen at a constant value. The updated value of these bits becomes available when a new RDSR instruction is executed, after completion of the Write cycle. On the other hand, the two read-only bits (Write Enable Latch (WEL), Write In Progress (WIP)) are dynamically updated during the on-going Write cycle.

Bits b7, b6, b5 and b4 are always read as 1. The status and control bits of the Status Register are as follows:

### 6.3.1 WIP bit

The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.


#### 6.3.2 WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted.

### 6.3.3 BP1, BP0 bits

The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in *Table 3*) becomes protected against Write (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

Table 5. Status Register format






Figure 9. Read Status Register (RDSR) sequence

577

## 6.4 Write Status Register (WRSR)

This instruction has no effect on bits b7, b6, b5, b4, b1 and b0 of the Status Register.


As shown in *Figure 10*, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte and data byte are then shifted in on Serial Data Input (D).

The instruction is terminated by driving Chip Select  $(\overline{S})$  high. Chip Select  $(\overline{S})$  must be driven high after the rising edge of Serial Clock (C) that latches the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). If this condition is not met, the Write Status Register (WRSR) instruction is not executed. The self-timed Write Cycle starts, and continues for a period  $t_W$  (as specified in *Table 13* to *Table 20*), at the end of which the Write in Progress (WIP) bit is reset to 0.

The instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write Cycle is already in progress
- if the device has not been deselected, by Chip Select  $(\overline{S})$  being driven high, after the eighth bit, b0, of the data byte has been latched in
- if Write Protect (W) is low.

Figure 10. Write Status Register (WRSR) sequence



## 6.5 Read from Memory Array (READ)

As shown in *Figure 11*, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte and address byte are then shifted in, on Serial Data Input (D). For the M95040, the most significant address bit, A8, is incorporated as bit b3 of the instruction byte, as shown in *Table 4*. The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).

If Chip Select  $(\overline{S})$  continues to be driven low, an internal bit-pointer is automatically incremented at each clock cycle, and the corresponding data bit is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The Read cycle is terminated by driving Chip Select  $(\overline{S})$  high. The rising edge of the Chip Select  $(\overline{S})$  signal can occur at any time during the cycle.


The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.

Table 6. Address range bits

Device	M95040	M95020	M95010
Address Bits	A8-A0	A7-A0	A6-A0

Figure 11. Read from Memory Array (READ) sequence



1. Depending on the memory size, as shown in Table 6, the most significant address bits are Don't Care.

**577** 

### 6.6 Write to Memory Array (WRITE)

As shown in *Figure 12*, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data input (D). The instruction is terminated by driving Chip Select  $(\overline{S})$  high at a byte boundary of the input data. The self-timed Write cycle, triggered by the rising edge of Chip Select  $(\overline{S})$ , continues for a period  $t_W$  (as specified in *Table 13* to *Table 20*). After this time, the Write in Progress (WIP) bit is reset to 0.

In the case of *Figure 12*, Chip Select  $(\overline{S})$  is driven high after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. If, though, Chip Select  $(\overline{S})$  continues to be driven low, as shown in *Figure 13*, the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle. If Chip Select  $(\overline{S})$  still continues to be driven low, the next byte of input data is shifted in, and used to overwrite the byte at the start of the current page.

The instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write cycle is already in progress
- if the device has not been deselected, by Chip Select ( $\overline{S}$ ) being driven high, at a byte boundary (after the rising edge of Serial Clock (C) that latches the last data bit, and before the next rising edge of Serial Clock (C) occurs anywhere on the bus)
- if Write Protect  $(\overline{W})$  is low or if the addressed page is in the region protected by the Block Protect (BP1 and BP0) bits.




Figure 12. Byte Write (WRITE) sequence

1. Depending on the memory size, as shown in *Table 6*, the most significant address bits are Don't Care.




Figure 13. Page Write (WRITE) sequence

1. Depending on the memory size, as shown in *Table 6*, the most significant address bits are Don't Care.

# 7 Power-up and delivery states

## 7.1 Power-up state

After Power-up, the device is in the following state:

- low power Standby Power mode
- deselected (after Power-up, a falling edge is required on Chip Select ( $\overline{S}$ ) before any instructions can be started).
- not in the Hold Condition
- the Write Enable Latch (WEL) is reset to 0
- Write In Progress (WIP) is reset to 0

The BP1 and BP0 bits of the Status Register are unchanged from the previous power-down (they are non-volatile bits).

## 7.2 Initial delivery state

The device is delivered with the memory array set at all 1s (FFh). The Block Protect (BP1 and BP0) bits are initialized to 0.

# 8 Maximum rating

Stressing the device outside the ratings listed in *Table 7* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 7. Absolute maximum ratings

Symbol	Parameter		Max.	Unit
T <sub>A</sub>	Ambient operating temperature	-40	<b>-40</b> 130	
T <sub>STG</sub>	Storage temperature	-65	<b>-65</b> 150	
T <sub>LEAD</sub>	Lead temperature during soldering	see note (1)		°C
V <sub>O</sub>	Output voltage	-0.50	V <sub>CC</sub> +0.6	V
VI	Input voltage	-0.50	6.5	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(2)</sup>	-4000	4000	V

Compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

<sup>2.</sup> AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1=100pF, R1=1500 $\Omega$ , R2=500 $\Omega$ )