imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CY7C1480BV25

72-Mbit (2M × 36) Pipelined Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- 2.5 V core power supply
- 2.5 V I/O operation
- Fast clock-to-output time
 3.0 ns (for 250 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1480BV25 available in JEDEC-standard Pb-free 100-pin thin quad flat pack (TQFP), Pb-free and non Pb-free 165-ball fine-pitch ball grid array (FBGA) package.
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" sleep mode option

Selection Guide

Functional Description

The CY7C1480BV25 SRAM integrates 2M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include <u>all</u> addresses, all data inputs, address-pipelining <u>Chip</u> Enable (\overline{CE}_1), depth-expansion <u>Chip</u> Enables (\overline{CE}_2 and \overline{CE}_3), <u>Burst</u> Control inputs (ADSC, ADSP, <u>and</u> ADV), Write Enables (\overline{BW}_X , and \overline{BWE}), and Global <u>Write</u> (\overline{GW}). Asynchronous inputs include the Output Enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered<u>at rising</u> edge of clock when either <u>Address</u> Strobe Processor (ADSP) or Address Strobe Controller (ADSC) is active. Subsequent burst addresses <u>can be</u> internally generated as controlled by the Advance pin (ADV).


Address, data inputs, and write controls are registered on-chip to initiate a self timed Write cycle. This part supports Byte Write operations (see Pin Definitions on page 6 and Truth Table on page 9 for further details). Write cycles can be one to two or four bytes wide, as <u>control</u>led by the byte write control inputs. When it is active LOW, GW writes all bytes.

For a complete list of related documentation, click here.

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum access time	3.0	3.0	3.4	ns
Maximum operating current	450	450	400	mA
Maximum complementary metal oxide semiconductor (CMOS) standby current	120	120	120	mA



Logic Block Diagram – CY7C1480BV25





Contents


Pin Configurations	4
Pin Definitions	6
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	8
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	8
Truth Table	
Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	11
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	11
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	16
TAP DC Electrical Characteristics	
and Operating Conditions	

Identification Register Definitions Scan Register Sizes Instruction Codes Boundary Scan Order Maximum Ratings Operating Range Neutron Soft Error Immunity Electrical Characteristics Capacitance Thermal Resistance	17 17 18 19 19 19 20 20 21
Boundary Scan Order Maximum Ratings Operating Range Neutron Soft Error Immunity Electrical Characteristics Capacitance	18 19 19 19 20 20 21
Maximum Ratings Operating Range Neutron Soft Error Immunity Electrical Characteristics Capacitance	19 19 19 20 20 21
Operating Range Neutron Soft Error Immunity Electrical Characteristics Capacitance	19 19 20 20 21
Neutron Soft Error Immunity Electrical Characteristics Capacitance	19 19 20 20 21
Electrical Characteristics	19 20 20 21
Capacitance	20 20 21
	20 21
Thormal Posistanco	21
AC Test Loads and Waveforms	~~
Switching Characteristics	22
Switching Waveforms	
Ordering Information	27
Ordering Code Definitions	27
Package Diagrams	28
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	33
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	33



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout







Pin Configurations (continued)

Figure 2. 165-ball FBGA (15 × 17 × 1.4 mm) pinout

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE ₁	BW _C	BWB	\overline{CE}_3	BWE	ADSC	ADV	А	NC
В	NC/144M	А	CE2	BWD	BWA	CLK	GW	OE	ADSP	А	NC/576M
С	DQP _C	NC	V _{DDQ}	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC/1G	DQPB
D	DQ _C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ _B	DQ _B
Е	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _B	DQB
F	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ_B	DQ _B
G	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ_B	DQB
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	NC	NC	ZZ
J	DQD	DQ _D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	DQ _A
ĸ	DQD	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	DQ _A
L	DQ _D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ _A	DQ _A
М	DQD	DQ_D	V _{DDQ}	V _{DD}	V_{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	DQ _A
Ν	DQPD	NC	V _{DDQ}	V _{SS}	NC	А	NC	V _{SS}	V_{DDQ}	NC	DQPA
Р	NC	А	Α	А	TDI	A1	TDO	A	A	А	А
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	А

CY7C1480BV25 (2M × 36)



Pin Definitions

Pin Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. A1:A0 are fed to the two-bit counter.
$\frac{\overline{BW}_{A}, \overline{BW}_{B},}{\overline{BW}_{C}, \overline{BW}_{D},}\\ \frac{\overline{BW}_{E}, \overline{BW}_{F},}{\overline{BW}_{G}, \overline{BW}_{H}}$	Input- Synchronous	Byte Write Select (BWS) Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW_X and BWE).
BWE	Input- Synchronous	Byte Write Enable (BWE) Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	<u>Clock</u> Input. Captures all synchronous inputs to the device. Also increments the burst counter when ADV is asserted LOW during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select or deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, Active HIGH . Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select or deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, Active LOW . Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and CE_2 to select or deselect the device. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronou s	Output Enable, Asynchronous Input, Active LOW . Controls the direction of the I/O pins. When LOW, the I/ <u>O</u> pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronou s	ZZ "Sleep" Input, Active HIGH . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQPs	I/O- Synchronous	Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tristate condition.
V _{DD}	Power Supply	Power Supply Inputs to the Core of the Device.
V _{SS}	Ground	Ground for the Core of the Device.
V _{SSQ} ^[1]	I/O Ground	Ground for the I/O Circuitry.
V _{DDQ}	I/O Power Supply	Power Supply for the I/O Circuitry.

Note
 1. Applicable for TQFP package. For BGA package V_{SS} serves as ground for the core and the I/O circuitry.



Pin Definitions (continued)

Pin Name	I/O	Description
MODE	Input Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
TDO	JTAG Serial Output Synchronous	Serial Data Out to the JTAG Circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
ТСК	JTAG Clock	Clock Input to the JTAG Circuitry. If the JTAG feature is not used, this pin must be connected to V _{SS} . This pin is not available on TQFP packages.
NC	-	No Connects . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 3.0 ns (250 MHz device).

The CY7C1480BV25 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486[™] processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address <u>advancement</u> through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (\overline{BWE}) and Byte Write Select (\overline{BW}_X) inputs. A Global Write Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) provide easy bank selection and output tristate control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE_1 , CE_2 , CE_3 are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE_1 is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.0 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately.

Single Write Accesses Initiated by ADSP

This access is initiated wh<u>en both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE₁, CE₂, CE₃ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and BW_X) and ADV inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ -triggered write accesses require two clock cycles to complete. If $\overline{\text{GW}}$ is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If $\overline{\text{GW}}$ is HIGH, then the $\overline{\text{BWE}}$ and $\overline{\text{BW}}_X$ signals control the write operation.

The CY7C1480BV25 provides Byte Write capability that is described in the Truth Table for Read/Write on page 10 (for CY7C1480BV25). Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW_X) input, selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations.

Because <u>CY7C1480BV25</u> is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of \overline{OE} .



Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deasserted HIGH, (3) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW_X) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses need a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because <u>CY</u>7C1480BV25 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1480BV25 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles

are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The <u>device must be</u> <u>deselected prior to</u> entering the "sleep" mode. CE₁, CE₂, CE₃, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	120	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u>≤</u> 0.2 V	2t _{CYC}	-	ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled	-	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



Truth Table

The truth table for CY7C1480BV25 follows. ^[2, 3, 4, 5, 6]

Operation	Add. Used	CE ₁	CE2	$\overline{\text{CE}}_3$	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tristate
Sleep mode, power down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- X = Do Not Care, H = Logic HIGH, L = Logic LOW.
 X = Do Not Care, H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 <u>The SRAM always initiates a read cycle when ADSP</u> is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH before the start of the write cycle to enable the outputs to tristate. OE is a do not care for the remainder of the write cycle
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as outputs when OE is active (LOW).



Truth Table for Read/Write

The read-write truth table for the CY7C1480BV25 follows. [7]

Function (CY7C1480BV25)	GW	BWE	BWD	BW _C	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	н	L	Н	Н	Н	Н
Write byte A – $(DQ_A \text{ and } DQP_A)$	н	L	Н	Н	Н	L
Write byte B – $(DQ_B \text{ and } DQP_B)$	н	L	Н	Н	L	Н
Write bytes B, A	н	L	Н	Н	L	L
Write byte C – (DQ _C and DQP _C)	н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	н	L	Н	L	L	Н
Write bytes C, B, A	н	L	Н	L	L	L
Write byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1480BV25 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5 V I/O logic levels.

The CY7C1480BV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW (V_{SS}) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. At power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. You can leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. Whether the output is active depends on the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

Perform a RESET by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO balls to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. At power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This shifts data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The × 36 configuration has a 73-bit-long register, and the × 18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller moves to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.



The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction that is executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO balls and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (t_{CS} plus t_{CH}).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.




TAP Controller Block Diagram



TAP Timing

Figure 3. TAP Timing





TAP AC Switching Characteristics

Over the Operating Range

Parameter ^[8, 9]	Description	Min	Max	Unit
Clock				
t _{TCYC}	TCK clock cycle time	50	_	ns
t _{TF}	TCK clock frequency	_	20	MHz
t _{TH}	TCK clock HIGH time	20	-	ns
t _{TL}	TCK clock LOW time	20	-	ns
Output Times				
t _{TDOV}	TCK clock LOW to TDO valid	_	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	-	ns
Setup Times				
t _{TMSS}	TMS setup to TCK clock rise	5	-	ns
t _{TDIS}	TDI setup to TCK clock rise	5	-	ns
t _{CS}	Capture setup to TCK rise	5	-	ns
Hold Times				<u> </u>
t _{TMSH}	TMS hold after TCK clock rise	5	-	ns
t _{TDIH}	TDI hold after clock rise	5	_	ns
t _{CH}	Capture hold after clock rise	5	-	ns


8. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 9. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 2.5 V \pm 0.125 V unless otherwise noted)

Parameter ^[10]	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I _{OH} = –1.0 mA, V _{DDQ} = 2.5 V	1.7	-	V
V _{OH2}	Output HIGH voltage	I _{OH} = –100 μA, V _{DDQ} = 2.5 V	2.1	-	V
V _{OL1}	Output LOW voltage	I _{OL} = 1.0 mA, V _{DDQ} = 2.5 V	-	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA, V _{DDQ} = 2.5 V	-	0.2	V
V _{IH}	Input HIGH voltage	V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage	V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	$GND \le V_I \le V_{DDQ}$	-5	5	μA



Identification Register Definitions

Instruction Field	CY7C1480BV25 (2M × 36)	Description
Revision number (31:29)	000	Describes the version number
Device depth (28:24)	01011	Reserved for internal use
Architecture/Memory Type(23:18)	000000	Defines memory type and architecture
Bus width/density(17:12)	100100	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Enables unique identification of SRAM vendor
ID register presence indicator (0)	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order – 165-ball FBGA	73

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



Boundary Scan Order

(2 M × 36)

Bit #	165-ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10

Bit #	165-ball ID
41	L10
42	K11
43	J11
44	K10
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10
51	D11
52	C11
53	G10
54	F10
55	E10
56	A10
57	B10
58	A9
59	B9
60	A8

Bit #	165-ball ID
61	B8
62	A7
63	B7
64	B6
65	A6
66	B5
67	A5
68	A4
69	B4
70	B3
71	A3
72	A2
73	B2



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	
Ambient temperature with power applied	
Supply voltage on V_{DD} relative to GND–0.3 V to +3.6 V	,
Supply voltage on V_{DDQ} relative to GND –0.3 V to +V_{\text{DD}}	
DC voltage applied to outputs in tristate0.5 V to V_{DDQ} + 0.5 V	,
DC input voltage0.5 V to V_{DD} + 0.5 V	,
Current into outputs (LOW)	
Static discharge voltage (MIL-STD-883, Method 3015)	

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}	
Commercial	0 °C to +70 °C		2.5 V – 5% to	
Industrial	–40 °C to +85 °C	+ 5%	V _{DD}	

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev
* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2,95\%$ confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"					

Electrical Characteristics

Over the Operating Range

Parameter [11, 12]	Description	Test Condition	IS	Min	Max	Unit
V _{DD}	Power supply voltage		2.375	2.625	V	
V _{DDQ}	I/O supply voltage	For 2.5 V I/O		2.375	V _{DD}	V
V _{OH}	Output HIGH voltage	For 2.5 V I/O, I _{OH} = -1.0 mA		2.0	-	V
V _{OL}	Output LOW voltage	For 2.5 V I/O, I _{OL} = 1.0 mA		_	0.4	V
V _{IH}	Input HIGH voltage [11]	For 2.5 V I/O		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage [11]	For 2.5 V I/O		-0.3	0.7	V
I _X	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μΑ
	Input current of MODE	Input = V _{SS}	-30	-	μA	
		Input = V _{DD}		_	5	μA
	Input current of ZZ	Input = V _{SS}		-5	_	μA
		Input = V _{DD}	_	30	μA	
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ_i}$ output disabled		-5	5	μA
I _{DD} ^[13]	V _{DD} operating supply current	V_{DD} = Max, I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	4.0 ns cycle, 250 MHz	-	450	mA
			5.0 ns cycle, 200 MHz	-	450	mA
			6.0 ns cycle, 167 MHz	-	400	mA

Notes

11. Overshoot: $V_{IL(AC)} < V_{DD} + 1.5 V$ (pulse width less than $t_{CYC}/2$). Undershoot: $V_{IL(AC)} > -2 V$ (pulse width less than $t_{CYC}/2$). 12. Power up: assumes a linear ramp from 0 V to $V_{DD(min.)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 13. The operation current is calculated with 50% read cycle and 50% write cycle.



Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[11, 12]	Description	Description Test Conditions			Max	Unit
ODI		V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$,	4.0 ns cycle, 250 MHz	-	200	mA
		$f = f_{MAX} = 1/t_{CYC}$	5.0 ns cycle, 200 MHz	-	200	mA
			6.0 ns cycle, 167 MHz	-	200	mA
I _{SB2}	Automatic CE power down current – CMOS inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	All speeds	_	120	mA
I _{SB3}	Automatic CE power down current – CMOS inputs	$ \begin{split} V_{DD} &= Max, \mbox{ Device Deselected}, \\ V_{IN} &\leq 0.3 \mbox{ V or } V_{IN} \geq V_{DDQ} - 0.3 \mbox{ V}, \\ f &= f_{MAX} = 1/t_{CYC} \end{split} $	4.0 ns cycle, 250 MHz	-	200	mA
			5.0 ns cycle, 200 MHz	-	200	mA
			6.0 ns cycle, 167 MHz	_	200	mA
I _{SB4}	Automatic CE power down current – TTL inputs	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max, \mbox{ Device Deselected}, \\ V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL}, \mbox{ f = 0} \end{array}$	All speeds	-	135	mA

Capacitance

Parameter ^[14]	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
C _{ADDRESS}	Address input capacitance	T _A = 25 °C, f = 1 MHz,	6	6	pF
C _{DATA}	Data input capacitance	V_{DD} = 2.5 V, V_{DDQ} = 2.5 V	5	5	pF
C _{CTRL}	Control input capacitance		8	8	pF
C _{CLK}	Clock input capacitance		6	6	pF
C _{IO}	Input/output capacitance		5	5	pF

Thermal Resistance

Parameter [14]	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring		16.3	°C/W
Θ _{JC}	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	2.28	2.1	°C/W


Note 14. Tested initially and after any design or process change that may affect these parameters.



AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms

2.5 V I/O Test Load





Switching Characteristics

Over the Operating Range

Parameter [15, 16]	Description	250 MHz		200 MHz		167 MHz		Unit
		Min	Мах	Min	Max	Min	Max	
t _{POWER}	V _{DD(typical)} to the first access ^[17]	1	_	1	_	1	_	ms
Clock			•	•		•		-
t _{CYC}	Clock cycle time	4.0	-	5.0	-	6.0	_	ns
t _{CH}	Clock HIGH	2.0	-	2.0	_	2.4	_	ns
t _{CL}	Clock LOW	2.0	-	2.0	_	2.4	_	ns
Output Times								-
t _{co}	Data output valid after CLK rise	-	3.0	-	3.0	-	3.4	ns
t _{DOH}	Data output hold after CLK rise	1.3	_	1.3	-	1.5	_	ns
t _{CLZ}	Clock to Low Z ^[18, 19, 20]	1.3	_	1.3	_	1.5	_	ns
t _{CHZ}	Clock to High Z ^[18, 19, 20]	_	3.0	-	3.0	-	3.4	ns
t _{OEV}	OE LOW to output valid	_	3.0	-	3.0	-	3.4	ns
t _{OELZ}	OE LOW to output Low Z ^[18, 19, 20]	0	_	0	_	0	_	ns
t _{OEHZ}	OE HIGH to output High Z [18, 19, 20]	_	3.0	-	3.0	-	3.4	ns
Setup Times								-
t _{AS}	Address setup before CLK rise	1.4	-	1.4	-	1.5	_	ns
t _{ADS}	ADSC, ADSP setup before CLK rise	1.4	-	1.4	_	1.5	_	ns
t _{ADVS}	ADV setup before CLK rise	1.4	_	1.4	_	1.5	_	ns
t _{WES}	GW, BWE, BW _X setup before CLK rise	1.4	-	1.4	_	1.5	_	ns
t _{DS}	Data input setup before CLK rise	1.4	-	1.4	_	1.5	_	ns
t _{CES}	Chip enable setup before CLK rise	1.4	-	1.4	-	1.5	-	ns
Hold Times								
t _{AH}	Address hold after CLK rise	0.4	-	0.4	-	0.5	_	ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.4	-	0.4	-	0.5	_	ns
t _{ADVH}	ADV hold after CLK rise	0.4	-	0.4	-	0.5	-	ns
t _{WEH}	GW, BWE, BW _X hold after CLK rise	0.4	-	0.4	-	0.5	-	ns
t _{DH}	Data input hold after CLK rise	0.4	-	0.4	-	0.5	-	ns
t _{CEH}	Chip enable hold after CLK rise	0.4	_	0.4	_	0.5	_	ns

Notes

Notes
15. Timing reference level is 1.25 V when V_{DDQ} = 2.5 V.
16. Test conditions shown in (a) of Figure 4 on page 21 unless otherwise noted.
17. This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.
18. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 4 on page 21. Transition is measured ±200 mV from steady-state voltage.
19. At any possible voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.
20. This expendent of a conditioned and not 100% total designed.

20. This parameter is sampled and not 100% tested.



Switching Waveforms





Figure 5. Read Cycle Timing ^[21]

Note

21. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, CE_2 is LOW, or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)




Notes

22. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, CE_2 is LOW, or \overline{CE}_3 is HIGH. 23. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW, and BW_X LOW.



Switching Waveforms (continued)



Notes

^{24.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, CE_2 is LOW, or \overline{CE}_3 is HIGH. 25. The data bus (Q) remains in high Z following a write cycle, unless a new read access is initiated by ADSP or ADSC. 26. \overline{GW} is HIGH.