

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# M95M01-R M95M01-W

# 1 Mbit serial SPI bus EEPROM with high speed clock

Datasheet - production data

#### **Features**

- Compatible with SPI bus serial interface (Positive Clock SPI modes)
- Schmitt trigger inputs for enhanced noise margin
- Single supply voltage: 1.8 V to 5.5 V
- High speed
  - 5 MHz clock rate
  - 5 ms Write time
- Status Register
- Hardware Protection of the Status Register
- Byte and Page Write (up to 256 bytes)
- Self-timed programming cycle
- Adjustable size read-only EEPROM area
- Enhanced ESD Protection
- More than 1 000 000 Write cycles
- More than 40-year data retention
- Packages
  - ECOPACK® (RoHS compliant)





SO8W (MW) 208 mils width



TSSOP8 (DW) 169 mils width

> 0 d0 0 0 0 0 0 0.

WLCSP (CS)

## **Contents**

1	Desc	cription
2	Sign	al description
	2.1	Serial Data output (Q) 8
	2.2	Serial Data input (D)
	2.3	Serial Clock (C)
	2.4	Chip Select (S)
	2.5	Hold (HOLD)
	2.6	Write Protect (W) 9
	2.7	V <sub>CC</sub> supply voltage
	2.8	V <sub>SS</sub> ground
3	Con	necting to the SPI bus10
	3.1	SPI modes
4	Ope	rating features12
	4.1	Supply voltage (V <sub>CC</sub> )
		4.1.1 Operating supply voltage V <sub>CC</sub> 12
		4.1.2 Device reset
		4.1.3 Power-up conditions12
		4.1.4 Power-down
	4.2	Active Power and Standby Power modes
	4.3	Hold condition
	4.4	Status Register
	4.5	Data protection and protocol control
5	Mem	ory organization
6	Instr	ructions
	6.1	Write Enable (WREN)
	6.2	Write Disable (WRDI)
	6.3	Read Status Register (RDSR)
		6.3.1 WIP bit

		6.3.2	WEL bit	18
		6.3.3	BP1, BP0 bits	18
		6.3.4	SRWD bit	
	6.4	Write S	Status Register (WRSR)	20
	6.5	Read f	rom Memory Array (READ)	23
	6.6	Write to	o Memory Array (WRITE)	24
7	ECC	(error c	correction code) and write cycling	26
8	Powe	er-up ar	nd delivery state	26
	8.1	Power-	-up state	26
	8.2	Initial c	delivery state	26
9	Maxi	mum ra	iting	27
10	DC a	nd AC <sub>I</sub>	parameters	28
11	Pack	age me	chanical data	35
12	Part	numbei	ring	39
13	Revi	sion his	story	40

## List of tables

Signal names	6
Write-protected block size	
Instruction set	16
Status Register format	18
Protection modes	21
Address range bits	23
Absolute maximum ratings	27
Operating conditions (M95M01-R6)	28
Operating conditions (M95M01-W3)	28
AC measurement conditions	28
Capacitance	28
DC characteristics (M95M01-R6)	29
DC characteristics (M95M01-W3)	30
AC characteristics (M95M01-R6 and M95M01-W3, $V_{CC} \ge 2.5 \text{ V}$ )	31
AC characteristics (M95M01-R6, V <sub>CC</sub> < 2.5 V)	32
SO8 narrow – 8 lead plastic small outline, 150 mils body width,	
package mechanical data	35
SO8W – 8 lead plastic small outline, 208 mils body width, package	
WLCSP – 8 bump wafer length chip scale package	
Ordering information scheme	39
Document revision history	40
	Write-protected block size Instruction set Status Register format Protection modes Address range bits Absolute maximum ratings Operating conditions (M95M01-R6) Operating conditions (M95M01-W3) AC measurement conditions Capacitance DC characteristics (M95M01-W3) AC characteristics (M95M01-W3) AC characteristics (M95M01-R6) DC characteristics (M95M01-R6) DC characteristics (M95M01-R6, V <sub>CC</sub> < 2.5 V) AC characteristics (M95M01-R6, V <sub>CC</sub> < 2.5 V) SO8 narrow − 8 lead plastic small outline, 150 mils body width, package mechanical data SO8W − 8 lead plastic small outline, 208 mils body width, package mechanical data TSSOP8 − 8-lead thin shrink small outline, package mechanical data. WLCSP − 8 bump wafer length chip scale package Ordering information scheme

M95M01-R M95M01-W List of figures

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	SO connections	
Figure 3.	WLCSP connections (bottom view, bump side)	7
Figure 4.	Bus master and memory devices on the SPI bus	10
Figure 5.	SPI modes supported	11
Figure 6.	Hold condition activation	13
Figure 7.	Block diagram	15
Figure 8.	Write Enable (WREN) sequence	16
Figure 9.	Write Disable (WRDI) sequence	17
Figure 10.	Read Status Register (RDSR) sequence	19
Figure 11.	Write Status Register (WRSR) sequence	20
Figure 12.	Read from Memory Array (READ) sequence	23
Figure 13.	Byte Write (WRITE) sequence	24
Figure 14.	Page Write (WRITE) sequence	25
Figure 15.	AC measurement I/O waveform	28
Figure 16.	Serial input timing	33
Figure 17.	Hold timing	33
Figure 18.	Serial output timing	34
Figure 19.	SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline	35
Figure 20.	SO8W – 8 lead plastic small outline, 208 mils body width, package outline	36
Figure 21.	TSSOP8 – 8-lead thin shrink small outline, package outline	
Figure 22.	WLCSP – 8 bump wafer length chip scale package	38



Description M95M01-R M95M01-W

## 1 Description

The M95M01-R and M95M01-W are electrically erasable programmable memory (EEPROM) devices. They are accessed by a high speed SPI-compatible bus. The memory array is organized as  $131\ 0.72\times 8$  bit. It can also be seen as  $512\ pages$  of  $256\ bytes$  each.

The device is accessed by a simple serial interface that is SPI-compatible.

The device is selected when Chip Select  $(\overline{S})$  is taken low. Communications with the device can be interrupted using Hold  $(\overline{HOLD})$ .

Figure 1. Logic diagram





Table 1. Signal names

Signal name	Function	Direction
С	Serial Clock	Input
D	Serial Data Input	Input
Q	Serial Data Output	Output
S	Chip Select	Input
$\overline{\mathbb{W}}$	Write Protect	Input
HOLD	Hold	Input
V <sub>CC</sub>	Supply voltage	
V <sub>SS</sub>	Ground	

The bus signals are C, D and Q, as shown in Figure 1 and Table 1.


M95M01-R M95M01-W Description

Figure 2. SO connections



1. See Section 11: Package mechanical data for package dimensions, and how to identify pin-1.

Figure 3. WLCSP connections (bottom view, bump side)



Signal description M95M01-R M95M01-W

## 2 Signal description

During all operations,  $V_{CC}$  must be held stable and within the specified valid range:  $V_{CC}$ (min) to  $V_{CC}$ (max).

All of the input and output signals must be held high or low (according to voltages of  $V_{IH}$ ,  $V_{OH}$ ,  $V_{IL}$  or  $V_{OL}$ , as specified in *Table 12*). These signals are described next.

## 2.1 Serial Data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

## 2.2 Serial Data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).

### 2.3 Serial Clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).

## 2.4 Chip Select $(\overline{S})$

When this input signal is high, the device is deselected and Serial Data Output (Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Standby Power mode. Driving Chip Select  $(\overline{S})$  low selects the device, placing it in the Active Power mode

After Power-up, a falling edge on Chip Select  $(\overline{S})$  is required prior to the start of any instruction.

## 2.5 Hold (HOLD)

The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip Select  $(\overline{S})$  driven low.

M95M01-R M95M01-W Signal description

## 2.6 Write Protect $(\overline{W})$

The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register).

This pin must be driven either high or low, and must be stable during all write instructions.

## 2.7 V<sub>CC</sub> supply voltage

 $V_{CC}$  is the supply voltage.

## 2.8 V<sub>SS</sub> ground

 $V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.

## 3 Connecting to the SPI bus

These devices are fully compatible with the SPI protocol.

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select  $(\overline{S})$  goes low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.




Figure 4. Bus master and memory devices on the SPI bus

1. The Write Protect  $(\overline{W})$  and Hold  $(\overline{HOLD})$  signals should be driven high or low as appropriate.

*Figure 4* shows an example of three memory devices connected to an MCU, on an SPI bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, the other devices are high impedance.

The pull-up resistor R (represented in *Figure 4*) ensures that no device is selected if the bus master leaves the  $\overline{S}$  line in the high impedance state.

In applications where the bus master might enter a state where the whole input/output SPI bus is high-impedance at a given time (for example, if the bus master is reset during the transmission of an instruction), the clock line (C) must be connected to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the  $\overline{S}$  line is pulled high). This ensures that  $\overline{S}$  and C do not become high at the same time, and so, that the  $t_{SHCH}$  requirement is met. The typical value of R is 100 k $\Omega$ 

### 3.1 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:


- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in *Figure 5*, is the clock polarity when the bus master is in Standby mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

Figure 5. SPI modes supported



Operating features M95M01-R M95M01-W

## 4 Operating features

### 4.1 Supply voltage (V<sub>CC</sub>)

### 4.1.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see *Table 8*.). This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle ( $t_W$ ). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

#### 4.1.2 Device reset

In order to prevent inadvertent write operations during power-up, a power on reset (POR) circuit is included. At power-up, the device does not respond to any instruction until  $V_{CC}$  reaches the internal reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined in *Table 8*.

When V<sub>CC</sub> passes over the POR threshold, the device is reset and in the following state:

- in Standby Power mode
- deselected (note that, to be executed, an instruction must be preceded by a falling edge on Chip Select  $(\overline{S})$ )
- Status Register value:
  - the Write Enable Latch (WEL) is reset to 0
  - Write In Progress (WIP) is reset to 0
  - The SRWD, BP1 and BP0 bits remain unchanged (non-volatile bits)

When  $V_{CC}$  passes over the POR threshold, the device is reset and enters the Standby Power mode. The device must not be accessed until  $V_{CC}$  reaches a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range defined in *Table 8*.

#### 4.1.3 Power-up conditions

When the power supply is turned on,  $V_{CC}$  rises continuously from  $V_{SS}$  to  $V_{CC}$ . During this time, the Chip Select ( $\overline{S}$ ) line is not allowed to float but should follow the  $V_{CC}$  voltage, it is therefore recommended to connect the  $\overline{S}$  line to  $V_{CC}$  via a suitable pull-up resistor (see *Figure 4*).

In addition, the Chip Select  $(\overline{S})$  input offers a built-in safety feature, as the  $\overline{S}$  input is edge-sensitive as well as level-sensitive: after power-up, the device does not become selected until a falling edge has first been detected on Chip Select  $(\overline{S})$ . This ensures that Chip Select  $(\overline{S})$  must have been high, prior to going low to start the first operation.

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage defined in *Table 8* and the rise time must not vary faster than 1 V/ $\mu$ s.

M95M01-R M95M01-W Operating features

#### 4.1.4 Power-down

During power-down (continuous decrease in the  $V_{CC}$  supply voltage below the minimum  $V_{CC}$  operating voltage defined in *Table 8*), the device must be:

- deselected (Chip Select  $\overline{S}$  should be allowed to follow the voltage applied on  $V_{CC}$ )
- in Standby Power mode (there should not be any internal write cycle in progress).

### 4.2 Active Power and Standby Power modes

When Chip Select  $(\overline{S})$  is low, the device is selected, and in the Active Power mode. The device consumes  $I_{CC}$ , as specified in *Table 12*.

When Chip Select  $(\overline{S})$  is high, the device is deselected. If a Write cycle is not currently in progress, the device then goes in to the Standby Power mode, and the device consumption drops to  $I_{CC1}$ .

#### 4.3 Hold condition

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To enter the Hold condition, the device must be selected, with Chip Select  $(\overline{S})$  low.


Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold (HOLD) signal is driven low at the same time as Serial Clock (C) already being low (as shown in *Figure 6*).

The Hold condition ends when the Hold ( $\overline{\text{HOLD}}$ ) signal is driven high at the same time as Serial Clock (C) already being low.

Figure 6 also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being low.





Operating features M95M01-R M95M01-W

### 4.4 Status Register

Figure 7 shows the position of the Status Register in the control logic of the device. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. See Section 6.3: Read Status Register (RDSR) for a detailed description of the Status Register bits

### 4.5 Data protection and protocol control

Non-volatile memory devices can be used in environments that are particularly noisy, and within applications that could experience problems if memory bytes are corrupted. Consequently, the device features the following data protection mechanisms:

- Write and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN)
  instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
  by the following events:
  - Power-up
  - Write Disable (WRDI) instruction completion
  - Write Status Register (WRSR) instruction completion
  - Write (WRITE) instruction completion
- The Block Protect (BP1, BP0) bits in the Status Register allow part of the memory to be configured as read-only.
- The Write Protect (W) signal allows the Block Protect (BP1, BP0) bits of the Status Register to be protected.

For any instruction to be accepted, and executed, Chip Select  $(\overline{S})$  must be driven high after the rising edge of Serial Clock (C) for the last bit of the instruction, and before the next rising edge of Serial Clock (C).

Two points need to be noted in the previous sentence:

- The 'last bit of the instruction' can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for Read Status Register (RDSR) and Read (READ) instructions).
- The 'next rising edge of Serial Clock (C)' might (or might not) be the next bus transaction for some other device on the SPI bus.


Table 2. Write-protected block size

Status Re	gister bits	Protected block	Array addresses
BP1	BP0	Flotected block	protected
0	0	none	none
0	1	Upper quarter	1 8000h - 1 FFFFh
1	0	Upper half	1 0000h - 1 FFFFh
1	1	Whole memory	0 0000h - 1 FFFFh

# 5 Memory organization

The memory is organized as shown in *Figure 7*.

Figure 7. Block diagram



### 6 Instructions

Each instruction starts with a single-byte code, as summarized in *Table 3*.

If an invalid instruction is sent (one not contained in *Table 3*), the device automatically deselects itself.

Table 3. Instruction set


Instruction	Description	Instruction format
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010

## 6.1 Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in *Figure 8*, to send this instruction to the device, Chip Select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven high.

Figure 8. Write Enable (WREN) sequence



## 6.2 Write Disable (WRDI)

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device.


As shown in *Figure 9*, to send this instruction to the device, Chip Select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on Serial Data Input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip Select  $(\overline{S})$  being driven high.

The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.

Figure 9. Write Disable (WRDI) sequence



### 6.3 Read Status Register (RDSR)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in *Figure 10*.

The status and control bits of the Status Register are as follows:

#### 6.3.1 WIP bit

The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

#### 6.3.2 WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted.


#### 6.3.3 **BP1**, **BP0** bits

The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in *Table 4*) becomes protected against Write (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

#### 6.3.4 SRWD bit

The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect  $(\overline{W})$  signal. The Status Register Write Disable (SRWD) bit and Write Protect  $(\overline{W})$  signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write Protect  $(\overline{W})$  is driven low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

Table 4. Status Register format



MSB

Status Register Out

Status Register Out

AI02031E

MSB

Figure 10. Read Status Register (RDSR) sequence

High Impedance

### 6.4 Write Status Register (WRSR)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select  $(\overline{S})$  low, followed by the instruction code and the data byte on Serial Data Input (D).

The instruction sequence is shown in *Figure 11*.

The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the Status Register. b6, b5 and b4 are always read as 0.

Chip Select  $(\overline{S})$  must be driven high after the rising edge of Serial Clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select  $(\overline{S})$  is driven high, the self-timed Write Status Register cycle (whose duration is  $t_W$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.




Figure 11. Write Status Register (WRSR) sequence

Table 6. Trottotion modes					
W Signal	SRWD Bit	Mode	Write Protection of the Status Register	Memory content	
				Protected area <sup>(1)</sup>	Unprotected area <sup>(1)</sup>
1	0		Status Register is Writable		
0	0	Software Protected (SPM)	(if the WREN instruction has set the WEL bit)	Write Protected	Ready to accept
1	1		The values in the BP1 and BP0 bits can be changed		Write instructions
0	1	Hardware Protected (HPM)	Status Register is Hardware write protected The values in the BP1 and BP0 bits cannot be changed	Write Protected	Ready to accept Write instructions

Table 5. Protection modes

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in *Table 4*.

The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect ( $\overline{W}$ ) signal. The Status Register Write Disable (SRWD) bit and Write Protect ( $\overline{W}$ ) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0) bits are frozen at their current values from just before the start of the execution of Write Status Register (WRSR) instruction. The new, updated, values take effect at the moment of completion of the execution of Write Status Register (WRSR) instruction.

The protection features of the device are summarized in *Table 2*.

When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of the whether Write Protect  $(\overline{W})$  is driven high or low.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases need to be considered, depending on the state of Write Protect ( $\overline{W}$ ):

- If Write Protect (W) is driven high, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction.
- If Write Protect (W) is driven low, it is *not* possible to write to the Status Register *even* if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction. (Attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP1, BP0) bits of the Status Register, are also hardware protected against data modification.

<sup>1.</sup> As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in Table 5.

Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered:

by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (W) low

• or by driving Write Protect  $(\overline{W})$  low after setting the Status Register Write Disable (SRWD) bit.

The only way to exit the Hardware Protected Mode (HPM) once entered is to pull Write Protect  $(\overline{W})$  high.

If Write Protect  $(\overline{W})$  is permanently tied high, the Hardware Protected Mode (HPM) can never be activated, and only the Software Protected Mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used.

## 6.5 Read from Memory Array (READ)

As shown in *Figure 12*, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).


If Chip Select  $(\overline{S})$  continues to be driven low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The Read cycle is terminated by driving Chip Select  $(\overline{S})$  high. The rising edge of the Chip Select  $(\overline{S})$  signal can occur at any time during the cycle.

The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.



As shown in *Table 6*, the most significant address bits are Don't Care.

Table 6. Address range bits<sup>(1)</sup>

M95M01-R and M95M01-W	
Address bits	A16-A0

1. Bits A23 to A17 are Don't Care.

### 6.6 Write to Memory Array (WRITE)

As shown in *Figure 13*, to send this instruction to the device, Chip Select  $(\overline{S})$  is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D).

The instruction is terminated by driving Chip Select  $(\overline{S})$  high at a byte boundary of the input data. In the case of *Figure 13*, this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. The self-timed Write cycle starts, and continues for a period  $t_{WC}$  (as specified in *Table 15*), at the end of which the Write in Progress (WIP) bit is reset to 0.

If, though, Chip Select  $(\overline{S})$  continues to be driven low, as shown in *Figure 14*, the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle. The self-timed Write cycle starts, and continues, for a period  $t_{WC}$  (as specified in *Table 15*), at the end of which the Write in Progress (WIP) bit is reset to 0.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data. (The page size is 256 bytes).


The instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write cycle is already in progress
- if the device has not been deselected, by Chip Select  $(\overline{S})$  being driven high, at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in)
- if the addressed page is in the region protected by the Block Protect (BP1 and BP0) hits

Note:

The self-timed write cycle,  $t_W$ , is internally executed as a sequence of two consecutive events: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit is read as "0" and a programmed bit is read as "1".

Figure 13. Byte Write (WRITE) sequence



<sup>1.</sup> As shown in *Table 6*, the most significant address bits are Don't Care.

Figure 14. Page Write (WRITE) sequence

1. As shown in *Table 6*, the most significant address bits are Don't Care.