## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## General Description

The MAX11041 wired remote controller converts up to 30 different pushbuttons into an $1^{2} \mathrm{C}$ register. Together with low-cost pushbutton switches and 1\% resistors, the MAX11041 is a total solution over a single-wire interface. A wired remote controller easily piggybacks to a standard 3.5 mm headphone jack using a fourth contact or one of the audio signals.
To conserve battery life, the MAX11041 consumes only $5 \mu \mathrm{~A}(\mathrm{typ})$ while reading keypresses in real time without microprocessor ( $\mu \mathrm{P}$ ) polling. The device sends the debounced keypress along with key duration to the application processor over the $\mathrm{I}^{2} \mathrm{C}$ interface. An 8-word FIFO buffer records up to four keypress events to allow plenty of time for the application processor to respond to the MAX11041.
The MAX11041 includes $\pm 15 \mathrm{kV}$ ESD protection devices on the FORCE and SENSE inputs to ensure IEC 61000-4-2 compliance without any external ESD devices.
The MAX11041 is available in a 12-pin TQFN package. The device is specified over the extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.

Applications

Multimedia Controls for
Multimedia-Enabled Cell Phones
Keyboard Encoder for Slider, Flip, and other Cell Phones
Portable Media Players
MP3, CD, DVD Players

PDAs
Digital Still Cameras
PDA Accessory
Keyboards
Multimedia Desktop
Speakers
Portable Game
Consoles

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX11041ETC + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 TQFN-EP* |

*EP = Exposed pad.
+Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configuration


## Wired Remote Controller

## ABSOLUTE MAXIMUM RATINGS



FORCE, SENSE Short to GND......................................Continuous Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$
Operating Temperature Range ................................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) .................................. $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow) ....................................... $+260^{\circ} \mathrm{C}$
man Body Model, FORCE, SENSE
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+1.6 \mathrm{~V}\right.$ to 3.6V, CSENSE $=10 \mathrm{nF}$, RSENSE $=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KEY DETECTION CHARACTERISTICS |  |  |  |  |  |  |
| Detectable Keys |  | Provided the keys meet the next three specifications; RJACK connected; use recommended circuit | 30 |  |  | Keys |
| Maximum Switch Resistance |  | (Note 1) |  | 100 |  | $\Omega$ |
| Maximum Switch Bounce Time |  | (Note 1) |  | 13 |  | ms |
| External Resistor Tolerance |  | (Note 1) |  | $\pm 1$ |  | \% |
| SWITCH DEBOUNCE |  |  |  |  |  |  |
| Debounce Analog Time Constant |  | CSENSE $=10 \mathrm{nF}$, external resistor from FORCE to SENSE is $10 \mathrm{k} \Omega$ (RSENSE) |  | 0.4 |  | ms |
| Chatter Rejection |  | Pulses shorter than this are ignored |  | 18 |  | ms |
| Rising Voltage Debounce Time | tCPW | Time required for a new voltage (due to keypress) to be detected and stored in FIFO |  | 18 |  | ms |
| Falling Voltage Debounce Time | tLPWS | Time required for detection of key release and final time duration to be stored in FIFO |  | 18 |  | ms |
| Jack Insertion Debounce Time |  | (Note 2) |  | 18 |  | ms |
| Jack Removal Debounce Time |  | (Note 2) |  | 18 |  | ms |
| DURATION COUNTER |  |  |  |  |  |  |
| Duration-Counter Resolution |  | One tick |  | 32 |  | ms |
| Duration-Counter Range |  | MSB is overflow bit | 0 |  | 127 | Counts |
| Duration-Counter Accuracy |  |  |  |  | $\pm 20$ | \% |

DIGITAL INPUTS (SDA, SCL, SHDN, A0, A1)

| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times$ <br> $V_{D D}$ | V |
| :--- | :---: | :---: | :---: | :---: |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  | $0.3 \times$ <br> $V_{D D}$ |
| Input Leakage Current | $\mathrm{I}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{IL}}$ |  | V |  |
| Input Hysteresis |  |  | -10 | +10 |
| Input Capacitance |  |  | $\mu \mathrm{A}$ |  |

## Wired Remote Controller

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+1.6 \mathrm{~V}\right.$ to 3.6V, CSENSE $=10 \mathrm{nF}$, RSENSE $=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL OUTPUTS (SDA, $\overline{\text { INT }}$ ) |  |  |  |  |  |
| Output High Voltage (INT) | VOH | ISOURCE $\leq 2 \mathrm{~mA}$ | $\begin{aligned} & 0.9 \times \\ & V_{D D} \end{aligned}$ |  | V |
| Output Low Voltage ( $\overline{\text { INT }}$ ) | Volint | ISINK $\leq 2 \mathrm{~mA}$ |  | $\begin{aligned} & 0.1 x \\ & V_{D D} \end{aligned}$ | V |
| Output High Leakage Current | IOHL | $V_{\text {OUT }}=V_{\text {DD }}$ |  | 1 | $\mu \mathrm{A}$ |
| Output Low Voltage (SDA) | VolsDA | $\mathrm{IOL}=3 \mathrm{~mA}$ for $\mathrm{V}_{\mathrm{DD}}>2 \mathrm{~V}$ |  | 0.4 | V |
|  |  | $\mathrm{lOL}=3 \mathrm{~mA}$ for $\mathrm{V}_{\mathrm{DD}}<2 \mathrm{~V}$ |  | $\begin{aligned} & 0.2 x \\ & V_{D D} \end{aligned}$ | V |
| I2C TIMING CHARACTERISTICS (see Figure 1) |  |  |  |  |  |
| Serial Clock Frequency | fSCL |  | 0 | 400 | kHz |
| Bus Free Time Between STOP and START Conditions | tBUF |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold Time (Repeated) START Condition | thD, STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| SCL Pulse-Width Low | tLow |  | 1.3 |  | $\mu \mathrm{s}$ |
| SCL Pulse-Width High | tHIGH |  | 0.6 |  | $\mu \mathrm{S}$ |
| Setup Time for a Repeated START Condition | tSU,STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD, DAT |  | 0 | 900 | ns |
| Data Setup Time | tSu,DAT |  | 100 |  | ns |
| SDA and SCL Receiving Rise Time | tRR | (Note 3) | $\begin{gathered} 20+ \\ \mathrm{Cb}_{\mathrm{b}} / 10 \end{gathered}$ | 300 | ns |
| SDA and SCL Receiving Fall Time | tFR | (Note 3) | $\begin{gathered} 20+ \\ \mathrm{Cb}_{\mathrm{b}} / 10 \end{gathered}$ | 300 | ns |
| SDA Transmitting Rise Time | tRT | $\mathrm{V}_{\text {DD }}=3.6 \mathrm{~V}($ Note 3) | $\begin{gathered} 20+ \\ \mathrm{Cb}_{\mathrm{b}} / 10 \end{gathered}$ | 250 | ns |
| SDA Transmitting Fall Time | $t_{\text {FT }}$ | $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$ to 3.6 V | $\begin{gathered} 20+ \\ \mathrm{Cb}_{\mathrm{b}} / 20 \end{gathered}$ | 250 | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.6 \mathrm{~V}$ to 2.4 V | $\begin{aligned} & 20+ \\ & C_{b} / 20 \end{aligned}$ | 375 |  |
| Setup Time for STOP Condition | tsu,sto |  | 0.6 |  | $\mu \mathrm{s}$ |
| Bus Capacitance | Cb |  |  | 400 | pF |
| Pulse Width of Suppressed Spike | tsp |  | 0 | 50 | ns |

## Wired Remote Controller

ELECTRICAL CHARACTERISTICS (continued)
$\left(V_{D D}=+1.6 \mathrm{~V}\right.$ to 3.6 V, CSENSE $=10 \mathrm{nF}$, RSENSE $=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| Power-Supply Voltage | VDD |  | 1.6 |  | 3.6 | V |
| Average Operational Supply Current | IDDOP | Excluding jack/key current |  | 5 | 20 | $\mu \mathrm{A}$ |
|  |  | Jack inserted, RJACK $=619 \mathrm{k} \Omega$ |  | 8 |  |  |
| Shutdown Power-Supply Current | IDDSHDN | Excluding jack/key current |  |  | 1 | $\mu \mathrm{A}$ |
| Jack Current | IDDJACK | Flowing when jack is inserted |  | 4 |  | $\mu \mathrm{A}$ |
| Key Current | IDDBUTTON | Flowing when keys pressed (Note 4) |  | 90 |  | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN }}$ High to Part Active |  | Wake-up time |  |  | 5 | ms |

Note 1: Recommended properties of external switch for proper detection of 30 keys or key combinations.
Note 2: See the Jack Insertion/Removal Detection section.
Note 3: $\mathrm{C}_{\mathrm{b}}$ is the bus capacitance in pF .
Note 4: Key current depends on external key resistors and is calculated by $\mathrm{V}_{\mathrm{DD}} /\left(30.1 \mathrm{k} \Omega+\mathrm{R}_{S W}\right)$.


Figure 1. ${ }^{12}$ C Serial-Interface Timing
$\qquad$

## Wired Remote Controller

## Typical Operating Characteristics

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


10ms/div



*Oscilloscope shots are taken with simulated bounce and chatter. Real switches will exhibit different bounce and chatter characteristics.

## Wired Remote Controller

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | GND | Ground |
| 2 | SENSE | Voltage Sense Input. Connect SENSE to FORCE through an external lowpass filter composed of RSENSE and CSENSE (see the FORCE and SENSE section). There is a $\pm 15 \mathrm{kV}$ IEC 61000-4-2 ESD protection on SENSE. |
| 3, 11 | VDD | Power-Supply Input. Connect both $V_{D D}$ inputs together and bypass each $V_{D D}$ with a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 4 | N.C. | No Connection. Leave unconnected or connect to VDD. |
| 5 | A1 | $1^{2} \mathrm{C}$ Address Input 1. Logic state represents bit 1 of the $\mathrm{I}^{2} \mathrm{C}$ slave address. |
| 6 | A0 | $1^{2} \mathrm{C}$ Address Input 0. Logic state represents bit 0 of the $\mathrm{I}^{2} \mathrm{C}$ slave address. |
| 7 | $\overline{\text { SHDN }}$ | Active-Low Shutdown Input. Bring $\overline{\text { SHDN }}$ low to put the MAX11041 in shutdown mode. FORCE is in a high-impedance state while $\overline{\text { SHDN }}$ is low. |
| 8 | SCL | ${ }^{2} \mathrm{C}$ Serial-Interface Clock Input. SCL requires a pullup resistor. |
| 9 | SDA | $1^{2} \mathrm{C}$ Serial-Interface Data Input/Output. SDA requires a pullup resistor. |
| 10 | INT | Active-Low Interrupt Output. İTT goes low when a valid keypress is detected at SENSE. |
| 12 | FORCE | Force Output. Connect FORCE to the external resistor array. Connect SENSE to FORCE through an external lowpass filter composed of RSENSE $=10 \mathrm{k} \Omega$ and CSENSE $=10 \mathrm{nF}$. There is a $\pm 15 \mathrm{kV}$ IEC 61000-4-2 ESD protection on FORCE. |
| EP | EP | Exposed Pad. Connect EP to GND. |

## Detailed Description

The MAX11041 wired remote controller recognizes 30 different keypresses consisting of a resistor/switch array over a single connector. Designed for wired remote controllers on the headphone or headset cord, the MAX11041 contains debouncing circuitry and jack insertion/removal detection. During a keypress, the MAX11041 stores the key type and key duration in an 8-word FIFO and INT (interrupt output) goes low. The results stored in the FIFO are accessed through the $\mathrm{I}^{2} \mathrm{C}$ interface.

FORCE and SENSE During a keypress, a unique external resistor (RSW_) located in the remote controller connects SENSE to ground (Figure 2). This event changes the impedance seen by the SENSE line. The MAX11041 decodes this resistor value to an 8 -bit result (see the Required Resistor Set section). FORCE and SENSE are $\pm 15 \mathrm{kV}$ ESD (IEC 61000-4-2) protected.

## Register Description

The MAX11041 contains one 8-bit control register, an 8 -word FIFO (each word consists of an 8 -bit key value and an 8 -bit duration value), and an 8 -bit chip ID.

Chip ID
The chip ID identifies the features and capabilities of the wired remote controller to the software. For the MAX11041, the chip ID is $0 \times 00$.

## Control Register

The MAX11041 contains one control register (see Table 1). Bits C7, C6, and C5 control software shutdown. Set FORCE high-impedance and indicate if the FIFO is empty. Write/read to the control register through the $\mathrm{I}^{2} \mathrm{C}$ compatible serial interface (see the Digital Serial Interface section).

FIFO
The MAX11041 contains an 8-word FIFO that can hold enough information for four keypresses and releases. Each keypress and release results in two data words being stored into the FIFO. Each FIFO word consists of 2 bytes. The 1st byte is the decoded keypress or release (K7-K0) and the 2nd byte is the keypress or release duration time. Table 2 shows the format of a keypress entry into the FIFO. Read the FIFO through the ${ }^{2} \mathrm{C}$-compatible serial interface (see the Digital Serial Interface section). At power-up, all the FIFO is reset such that K7-K0 are set to 0xFF hex and 0x0F, and T6-T0 are set to $0 \times 00$. See the Applications Information section for an example of how data is entered into the FIFO.

## Wired Remote Controller



Figure 2. Recommended FORCE and SENSE Configuration

Table 1. Control Register

| BITS | READ/WRITE | POWER-UP STATE | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| C7 | R/W | 1 | $0=$ FORCE is high-impedance <br> $1=$ FORCE is not high-impedance (normal operation) |
| C6 | R/W | 0 | $0=$ Normal operation <br> $1=$ Power-down state, full reset |
| C5 | R | 1 | $1=$ FIFO is empty |
| CIFO is not empty |  |  |  |$|$| C4-C0 |
| :--- |

Table 2. FIFO Data Format

| FIFO DATA |  | BIT NAMES |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Keypress type (MAX11041) | K 7 | K 6 | K 5 | K 4 | K 3 | K 2 | K 1 | K0 |  |  |
| Keypress duration | OF | T6 | T5 | T4 | T3 | T2 | T 1 | T0 |  |  |

$X=$ Don't care .

## Wired Remote Controller

Table 3. Chip ID Data Format

| CHIP ID | BIT NAMES |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{I 7}$ | $\mathbf{I 6}$ | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{I 1}$ | $\mathbf{1 0}$ |  |
| MAX11041 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

Keypress Detection and Debounce At power-up, the MAX11041 begins to monitor the SENSE input for keypresses. When the MAX11041 detects a keypress at SENSE, it attempts to debounce the SENSE input. After successful debouncing of the input, the corresponding keypress result is inserted into the FIFO. In addition, INT goes low to signal a keypress to the $\mu \mathrm{P}$.

## Keypress FIFO and Time Duration

 After detecting and debouncing a key, the decoded key is stored in one byte of the 8 -word FIFO. A 7-bit internal timer starts counting the duration of the keypress (one count $=32 \mathrm{~ms}$ ) and the result is stored after each increment in another byte of the 8 -word FIFO. The 8th bit in the time duration byte is an overflow bit that is set when the count reaches 128. After the countreaches 128, the 7-bit timer rolls over to 0 and continues to count while the 8th bit becomes set and stays set until the associated FIFO entry is cleared. For keypress durations longer than 8.16s, see the Extended Keypresses section.
When the device detects another change in resistance at SENSE (either by key release or another keypress), the count resets and the FIFO begin recording the next keypress/duration. This allows the 8 -word FIFO to store time duration and key-type information for up to four keypresses and releases. When the FIFO is full and a key is pressed, the oldest keypress information in the FIFO is written over. Writing to the power-down bit (bit 6 ) in the control register or bringing SHDN low clears the FIFO to its power-on-reset (POR) state.


Figure 4. Reading the FIFO After the Key is Released

Figure 3. Reading the FIFO While the Key is Still Pressed

## Wired Remote Controller

WRITE FORMAT

| START | ADDRESS <br> BYTE 0 |  | R/W | ACK | CONTROL <br> REG DATA <br> BYTE 1 | ACK | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | 5 BITS | A1 | A0 | 0 | A | C7-C0 | A |


read format

| START | ADDRESS BYTE 0 |  |  | R/W | ACK | $\begin{aligned} & \text { CHIP ID } \\ & \text { BYTE } 1 \end{aligned}$ | ACK | CONTROL REG DATA BYTE 2 | ACK | KEY TYPE BYTE 3 | ACK | $\begin{gathered} \text { KEY } \\ \text { DURATION } \\ \text { BYTE } 4 \\ \hline \end{gathered}$ | ACK | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | 5 BITS | A1 | A0 | 1 | A | 17-10 | A | C7-C0 | A | K7-K0 | A | OF, T6-T0 | A | P |

Figure 5. Read/Write Formats

Reading the FIFO While the Key is Still Pressed When a valid keypress occurs, INT goes low, signaling to the processor that a key has been pressed (see Figure 3). If the processor reads the FIFO while the key is still pressed, the key type and current duration of the keypress is sent. The current keypress information in the FIFO is not cleared after a read operation if the key is still pressed. In addition, after a read operation, if the key is still pressed, INT goes high again until the device detects another keypress/release, freeing the processor from polling. Conversely, if the processor chooses to poll the duration of the keypress, INT stays high at this time no matter how many times the processor reads the FIFO. When INT goes low again (from another keypress/release), key type and final time duration of the keypress is available in the FIFO. When the FIFO is read after the key release, the information from that keypress is cleared and INT goes high again.

## Reading the FIFO After the Key has Released

 When a valid keypress occurs, INT goes low, signaling to the processor that a key has been pressed (see Figure 4). If the processor reads the FIFO after the key has already been released (or an additional key was pressed), the key type and final duration time of that keypress is sent. In addition, the information from the keypress is cleared and INT goes high again.
## Digital Serial Interface

The MAX11041 contains an I2C-compatible interface for data communication with a host processor (SCL and SDA). The interface supports a clock frequency up to 400 kHz . SCL and SDA require pullup resistors that are connected to a positive supply. Figure 5 details the read and write formats.

## Write Format

The only write to the MAX11041 that is possible is to the control register (C7-C0). Use the following sequence to write to the control register (see Figure 5):

1) After generating a START condition (S), address the MAX11041 by sending the appropriate slave address byte with its corresponding R/W bit set to a 0 (see the Slave Address and R/W Bit section). The MAX11041 answers with an ACK bit (see the Acknowledge Bits section).
2) Send the appropriate data bytes to program the control register (C7-C0). The MAX11041 answers with an ACK bit.
3) Generate a STOP condition (P).

Read Format
To read the control register and key type/duration stored in FIFO, use the following sequence (see Figure 5):

1) After generating a START condition ( S ), address the MAX11041 by sending the appropriate slave address byte with its corresponding R/W bit set to a 1 (see the Slave Address and R/W Bit section). The MAX11041 answers with an ACK bit (see the Acknowledge Bits section).
2) The MAX11041 sends the 8-bit chip ID I7-I0. Afterwards, the master must send an ACK bit.
3) The MAX11041 sends the contents of the control register (C7-C0) starting with the most significant bit. Afterwards, the master must send an ACK bit.

## Wired Remote Controller



Figure 6. Slave Address and R $\bar{W}$ Bit


Figure 7. START and STOP Conditions


Figure 8. Acknowledge Bits
4) The MAX11041 sends the latest keypress type (K7-K0) stored in the FIFO starting with the mostsignificant bit. Afterwards the master must send an ACK bit.
5) The MAX11041 sends the corresponding keypress time duration (OF, T6-TO) stored in the FIFO starting with the most significant bit (OF). Afterwards the master must send an ACK bit.
6) The master must generate a STOP condition.

Slave Address and R/W Bit
The MAX11041 includes a 7-bit slave address. The first 5 bits (MSBs) of the slave address are factory-programmed and always 01000. The logic state of the address inputs (A1 and A0) determine the last two LSBs of the device address (see Figure 6). Connect A1 and AO to VDD (logic high) or GND (logic low). A maximum of four MAX11041 devices can be connected on the same bus at one time using these address inputs. The 8th bit of the address byte is a read/write bit (R/W). If this bit is set to 0 , the device expects to receive data. If this bit is set to 1, the device expects to send data.

## Wired Remote Controller

Table 4. Required Resistor Set for the MAX11041

| KEY | STANDARD 1\% |
| :---: | :---: | :---: | :---: | :---: |
|  | RESISTOR VALUE ( $\mathbf{2}$ |$)$

*Values outside FIFO resistor code are considered invalid.

# Wired Remote Controller 


#### Abstract

Bit Transfer One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the START and STOP Conditions section). Both SDA and SCL remain high when the bus is not active.

START and STOP Conditions The master initiates a transmission with a START condition, a high-to-low transition on SDA while SCL is high. The master terminates a transmission with a STOP condition, a low-to-high transition on SDA while SCL is high (see Figure 7).


Acknowledge Bits
Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX11041 generates ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and keep it low during the high period of the ninth clock pulse (see Figure 8). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and keep it high for the duration of the ninth clock pulse. Monitoring NACK bits allows for detection of unsuccessful data transfers. The master can also use NACK bits to interrupt the current data transfer to start another data transfer. If the master uses NACK during a read from the FIFO, the FIFO word pointer is not incremented and the next FIFO read produces the same FIFO word. Thus, the master must provide the ACK bit to advance the FIFO word pointer.

## Applications Information

## Required Resistor Set

Table 4 shows the required resistor set for 30 key implementations. Resistors must have a $1 \%$ tolerance.

## Jack Insertion/Removal Detection

During jack insertion there may be several false key entries written to the FIFO. When a jack insertion/removal is detected, it is necessary to read the FIFO repeatedly until the final change in jack state is located (see Figure 9).


Figure 9. Jack Insertion Detection

## Extended Keypresses

In certain applications, a key triggers different events depending on the duration of the keypress, simultaneous keypresses, or a specific order of keypresses.

## Long Keypress Detection

In some applications, the duration of the keypress determines the event triggered. For example, TALK dials the entered phone number normally and initiates voice dialing if it is held down. A second common use of holding a key down is to generate a continuous stream of events, such as the volume control or fast forward.

## Wired Remote Controller

## Simultaneous Keypress Detection

 Certain applications require the detection of simultaneous keypresses, such as <SHIFT+KEY> and $<$ FUNCTION+KEY > combinations. This is done in software. For instance, the $\mu \mathrm{P}$ detects the SHIFT key is being pressed. When the $\mu \mathrm{P}$ detects an additional keypress instead of a key release, it knows the corresponding code is a result of two resistors in parallel.Order of Keypress Detection Some applications require detection of the specific sequence of keys in software by looking for unique key presses within 32 ticks (1s). If the duration between keypresses exceeds the allowed time, assume the keypress is in error and return to the previous known state.

## Power-Up Jack Detect and Keypress

 ExampleFigure 10 illustrates the FIFO entries during a typical sequence of events.

## Layout, Grounding, and Bypassing

 Position RSENSE and CSENSE as close to the device as possible. Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor to GND as close to the device as possible. Connect GND to a quiet analog ground plane. Route digital lines away from SENSE and FORCE.

Figure 10. Software Implemented Hold-Switch Configuration

## Wired Remote Controller



Figure 10. Power-Up, Jack Detect, and Keypress Example

## Wired Remote Controller

Functional Diagram

-ヤOLमXVW

## Wired Remote Controller

$\qquad$


Chip Information
PROCESS: BiCMOS

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 12 TQFN-EP | $\mathrm{T} 1244+4$ | $\underline{\mathbf{2 1 - 0 1 3}} \mathbf{~}$ |

## Wired Remote Controller

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 1 | $8 / 07$ | Removed leaded package types | - |
| 2 | $11 / 08$ | Changed FIFO Data Format table | 7 |
| 3 | $1 / 10$ | Removed the MAX11042 from the data sheet | $1-17$ |

