## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs 

## General Description

The MAX11047/MAX11048/MAX11049 and MAX11057/ MAX11058/MAX11059 16-bit/14-bit ADCs offer 4, 6, or 8 independent input channels. Featuring independent track and hold (T/H) and SAR circuitry, these parts provide simultaneous sampling at 250ksps for each channel.
The devices accept a 0 to +5 V input. All inputs are overrange protected with internal $\pm 20 \mathrm{~mA}$ input clamps providing overrange protection with a simple external resistor. Other features include a 4 MHz T/H input bandwidth, internal clock, and internal or external reference. A 20 MHz , bidirectional, parallel interface provides the conversion results and accepts digital configuration inputs.
The devices operate with a 4.75 V to 5.25 V analog supply and a separate flexible 2.7 V to 5.25 V digital supply for interfacing with the host without a level shifter. The MAX11047/MAX11048/MAX11049 are available in a 56-pin TQFN and 64-pin TQFP packages while the MAX11057/ MAX11058/MAX11059 are available in TQFP only. All devices operate over the extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Applications

Automatic Test Equipment
Power-Factor Monitoring and Correction
Power-Grid Protection
Multiphase Motor Control
Vibration and Waveform Analysis
Ordering Information

| PART | PIN-PACKAGE | CHANNELS |
| :--- | :---: | :---: |
| MAX11047ETN + | 56 TQFN-EP* | 4 |
| MAX11047ECB + | 64 TQFP-EP* | 4 |
| MAX11048ETN + | 56 TQFN-EP* | 6 |
| MAX11048ECB + | 64 TQFP-EP* | 6 |
| MAX11049ETN + | 56 TQFN-EP* | 8 |
| MAX11049ECB + | 64 TQFP-EP* | 8 |
| MAX11057ECB + | 64 TQFP-EP* | 4 |
| MAX11058ECB + | 64 TQFP-EP* | 6 |
| MAX11059ECB + | 64 TQFP-EP* | 8 |

Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.
${ }^{\star} E P=$ Exposed pad.

- 16-Bit ADC (MAX11047/MAX11048/MAX11049)
- 14-Bit ADC (MAX11057/MAX11058/MAX11059)
- 4-Channel ADC (MAX11047/MAX11057)
-6-Channel ADC (MAX11048/MAX11058)
- 8-Channel ADC (MAX11049/MAX11059)
- Single Analog and Digital Supply
- High-Impedance Inputs Up to 1G $\Omega$
- On-Chip T/H Circuit for Each Channel
- Fast 3us Conversion Time
- High Throughput: 250ksps for Each Channel
- 16-/14-Bit, High-Speed, Parallel Interface
- Internal Clocked Conversions
- 10ns Aperture Delay
- 100ps Channel-to-Channel T/H Matching
- Low Drift, Accurate 4.096V Internal Reference Providing an Input Range of 0 to 5 V
- External Reference Range of 3.0 V to 4.25 V , Allowing Full-Scale Input Ranges of +3.7 V to $+5.2 \mathrm{~V}$
-56-Pin TQFN ( $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ ) and 64-Pin TQFP ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ ) Packages
- Evaluation Kit Available (MAX11046EVKIT+)

Functional Diagram


# 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs 

## ABSOLUTE MAXIMUM RATINGS

AVDD to AGND DVDD to AGND and DGND $\qquad$ -0.3 V to +6 V DVDD to AGND and DGND ......................................-0.3V to +6 V
DGND to AGND. $\qquad$ 0.3 V to +0.3 V AGNDS to AGND $\qquad$ 0.3 V to +0.3 V
$\mathrm{CHO}-\mathrm{CH} 7$ to AGND $\qquad$ ... REFIO, RDC to AGND $\overline{\mathrm{EOC}}, \overline{\mathrm{WR}}, \overline{\mathrm{RD}}, \overline{\mathrm{CS}}, \mathrm{CONVST}$ to AGND.

DB0-DB15 to AGND
..............................

$$
\begin{aligned}
& \text { mo. }-3 \mathrm{~V} \text { to the lower of } \\
& (\text { DVDD }+0.3 \mathrm{~V} \text { ) and }+6 \mathrm{~V}
\end{aligned}
$$

Maximum Current into Any Pin Except AVDD, DVDD, AGND, DGND
.$\pm 50 \mathrm{~mA}$ Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) 56-Pin TQFN (derated $47.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ..3809.5mW 64-Pin TQFP (derate $43.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C} \ldots \ldots . . .3478 \mathrm{~mW}$ Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature ...................................................... $150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$ Soldering Temperature (reflow) ....................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {AVDD }}=4.75 \mathrm{~V}\right.$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {AGNDS }}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\text {DGND }}=0 \mathrm{~V}, \mathrm{~V}_{\text {REFIO }}=$ internal reference,$~ C_{\text {RDC }}=4 \times 33 \mu \mathrm{~F}$, CREFIO $=0.1 \mu F, C_{\text {AVDD }}=4 \times 0.1 \mu F \| 10 \mu F$, CDVDD $=3 \times 0.1 \mu \mathrm{~F} \| 10 \mu F$; all digital inputs at DVDD or DGND, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE (Note 1) |  |  |  |  |  |  |
| Resolution | N | MAX11047/MAX11048/MAX11049 | 16 |  |  | Bits |
|  |  | MAX11057/MAX11058/MAX11059 | 14 |  |  |  |
| Integral Nonlinearity | INL | MAX11047/MAX11048/MAX11049 | -2 | $\pm 0.65$ | +2 | LSB |
|  |  | MAX11057/MAX11058/MAX11059 | -0.9 | $\pm 0.2$ | +0.9 |  |
| Differential Nonlinearity | DNL | MAX11047/MAX11048/MAX11049 | >-1 | $\pm 0.7$ | $<+1.2$ | LSB |
|  |  | MAX11057/MAX11058/MAX11059 | -0.6 | $\pm 0.2$ | +0.7 |  |
| No Missing Codes |  | MAX11047/MAX11048/MAX11049 | 16 |  |  | Bits |
|  |  | MAX11057/MAX11058/MAX11059 | 14 |  |  |  |
| Offset Error |  |  |  | $\pm 0.001$ | $\pm 0.012$ | \%FSR |
| Offset Temperature Coefficient |  |  |  | $\pm 0.8$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Channel Offset Matching |  |  |  |  | $\pm 0.01$ | \%FSR |
| Gain Error |  |  |  |  | $\pm 0.012$ | \%FSR |
| Positive Full-Scale Error |  |  |  |  | $\pm 0.017$ | \%FSR |
| Positive Full-Scale Error Matching |  |  |  |  | $\pm 0.01$ | \%FSR |
| Channel Gain-Error Matching |  | Between all channels |  |  | $\pm 0.01$ | \%FSR |
| Gain Temperature Coefficient |  |  |  | $\pm 0.6$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR | MAX11047/MAX11048/MAX11049, $\mathrm{f} / \mathrm{N}=10 \mathrm{kHz}$, full-scale input | 90.7 | 92.3 |  | dB |
|  |  | MAX11057/MAX11058/MAX11059, $\mathrm{f} / \mathrm{N}=10 \mathrm{kHz}$, full-scale input | 84.5 | 85.3 |  |  |

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

## ELECTRICAL CHARACTERISTICS (continued)

$V_{\text {AVDD }}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {AGNDS }}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~V}_{\text {REFIO }}=$ internal reference,$C_{\text {RDC }}=4 \times 33 \mu \mathrm{~F}$, CREFIO $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {AVDD }}=4 \times 0.1 \mu \mathrm{~F}\left\|10 \mu \mathrm{~F}, \mathrm{CDVDD}^{2}=3 \times 0.1 \mu \mathrm{~F}\right\| 10 \mu \mathrm{~F}$; all digital inputs at DVDD or DGND, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-Noise and Distortion Ratio | SINAD | MAX11047/MAX11048/MAX11049, <br> $\mathrm{f}_{\mathrm{I}} \mathrm{N}=10 \mathrm{kHz}$, full-scale input |  | 90.5 | 92 |  | dB |
|  |  | MAX11057/MAX11058/MAX11059, <br> $\mathrm{f} / \mathrm{N}=10 \mathrm{kHz}$, full-scale input |  | 84.5 | 85.2 |  |  |
| Spurious-Free Dynamic Range | SFDR | $\begin{aligned} & \mathrm{fin}=10 \mathrm{kHz}, \\ & \text { full-scale input } \end{aligned}$ | MAX11047/MAX11048/ MAX11049 | 98 | 108 |  | dB |
|  |  |  | MAX11057/MAX11058/ MAX11059 | 95 | 108 |  |  |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{fin}=10 \mathrm{kHz}, \\ & \text { full-scale input } \end{aligned}$ | MAX11047/MAX11048/ MAX11049 |  | -108 | -98 | dB |
|  |  |  | MAX11057/MAX11058/ MAX11059 |  | -108 | -95 |  |
| Channel-to-Channel Crosstalk |  | $\mathrm{f} / \mathrm{N}=60 \mathrm{~Hz}$, full scale and ground on adjacent channel (Note 2) |  |  | -126 | -100 | dB |
| ANALOG INPUTS (CH0-CH7) |  |  |  |  |  |  |  |
| Input Voltage Range |  | (Note 3) |  | 0 |  | $\begin{gathered} 1.22 \times \\ \text { V REFIO }^{2} \end{gathered}$ | V |
| Input Leakage Current |  |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  |  |  <br> -20 |  |  | pF |
| Input-Clamp Protection Current |  | Each input simultaneously |  |  |  | +20 | mA |
| TRACK AND HOLD |  |  |  |  |  |  |  |
| Throughput Rate |  | Per channel |  |  |  | 250 | ksps |
| Acquisition Time | tACQ |  |  | 1 |  |  | $\mu \mathrm{s}$ |
| Full-Power Bandwidth |  | -3dB point |  |  | 4 |  | MHz |
|  |  | -0.1dB point |  | $>0.2$ |  |  |  |
| Aperture Delay |  |  |  |  | 10 |  | ns |
| Aperture-Delay Matching |  |  |  |  | 100 |  | ps |
| Aperture Jitter |  |  |  |  | 50 |  | pSRMS |
| INTERNAL REFERENCE |  |  |  |  |  |  |  |
| REFIO Voltage | $V_{\text {REF }}$ |  |  | 4.080 | 4.096 | 4.112 | V |
| REFIO Temperature Coefficient |  |  |  |  | $\pm 4$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| EXTERNAL REFERENCE |  |  |  |  |  |  |  |
| Input Current |  |  |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| REF Voltage Input Range | VREF |  |  | 3.00 |  | 4.25 | V |
| REF Input Capacitance |  |  |  |  | 15 |  | pF |
| DIGITAL INPUTS (CR0-CR3, $\overline{\mathrm{RD}}, \overline{\text { WR }}, \overline{\mathbf{C S}}, \mathrm{CONVST})$ |  |  |  |  |  |  |  |
| Input-Voltage High | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V |  | 2 |  | 0.8 | V |
| Input-Voltage Low | VIL | $\mathrm{V}_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V |  |  |  |  | V |
| Input Capacitance | CIN |  |  | 10 |  |  | pF |
| Input Current | IIN | VIN $=0$ or $\mathrm{V}_{\text {DVDD }}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |

## 4-/6-/8-Channel, 16-/14-Bit, <br> Simultaneous-Sampling ADCs

## ELECTRICAL CHARACTERISTICS (continued)

$V_{\text {AVDD }}=4.75 \mathrm{~V}$ to 5.25 V , $\mathrm{V}_{\text {DVD }}=+2.7 \mathrm{~V}$ to 5.25 V , $\mathrm{V}_{\text {AGNDS }}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\text {DGND }}=0 \mathrm{~V}$, $\mathrm{V}_{\text {REFIO }}=$ internal reference, $\mathrm{C}_{\text {RDC }}=4 \times 33 \mu \mathrm{~F}$, CREFIO $=0.1 \mu \mathrm{~F}, \mathrm{CAVDD}=4 \times 0.1 \mu \mathrm{~F}\|10 \mu \mathrm{~F}, \mathrm{CDVDD}=3 \times 0.1 \mu \mathrm{~F}\| 10 \mu \mathrm{~F}$; all digital inputs at DVDD or DGND, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL OUTPUTS (DB0-DB15, EOC) |  |  |  |  |  |  |  |
| Output-Voltage High | VOH | ISOURCE $=1.2 \mathrm{~mA}$ |  | $\begin{gathered} \hline \text { VDVDD - } \\ 0.4 \end{gathered}$ |  |  | V |
| Output-Voltage Low | VOL | ISINK $=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| Three-State Leakage Current |  | DB0-DB15, $\mathrm{V}_{\text {RD }} \geq \mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {CS }} \geq \mathrm{V}_{\mathrm{IH}}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| Three-State Output Capacitance |  | DB0-DB15, $\mathrm{V}_{\mathrm{RD}} \geq \mathrm{V}_{\mathrm{IH}}$ or $V_{\text {CS }} \geq \mathrm{V}_{\text {IH }}$ |  |  | 15 |  | pF |
| POWER SUPPLIES (MAX11047/MAX11057) |  |  |  |  |  |  |  |
| Analog Supply Voltage | AVDD |  |  | 4.75 |  | 5.25 | V |
| Digital Supply Voltage | DVDD |  |  | 2.70 |  | 5.25 | V |
| Analog Supply Current | IAVDD |  |  |  |  | 25 | mA |
| Digital Supply Current | IDVDD | V ${ }_{\text {DVDD }}=3.3 \mathrm{~V}$ ( Note 4) |  |  |  | 5.5 | mA |
| Shutdown Current |  | For DVDD |  |  |  | 10 | $\mu \mathrm{A}$ |
| Shutdown Current |  | For AVDD |  |  |  | 10 | $\mu \mathrm{A}$ |
| Power-Supply Rejection | PSR | $\mathrm{V}_{\text {AVDD }}=4.9 \mathrm{~V}$ to 5.1 V (Note 5) | MAX11047 | $\pm 1.2$ |  |  | LSB |
|  |  |  | MAX11057 |  | $\pm 0.3$ |  |  |
| POWER SUPPLIES (MAX11048/MAX11058) |  |  |  |  |  |  |  |
| Analog Supply Voltage | AVDD |  |  | 4.75 |  | 5.25 | V |
| Digital Supply Voltage | DVDD |  |  | 2.70 |  | 5.25 | V |
| Analog Supply Current | IAVDD |  |  |  |  | 32 | mA |
| Digital Supply Current | IDVDD | V ${ }_{\text {DVDD }}=3.3 \mathrm{~V}$ ( Note 4) |  |  |  | 6.5 | mA |
| Shutdown Current |  | For DVDD |  |  |  | 10 | $\mu \mathrm{A}$ |
| Shutdown Current |  | For AVDD |  |  |  | 10 | $\mu \mathrm{A}$ |
| Power-Supply Rejection | PSR | $\begin{aligned} & \mathrm{V}_{\mathrm{AVDD}}=4.9 \mathrm{~V} \text { to } 5.1 \mathrm{~V} \\ & (\text { Note 5) } \end{aligned}$ | MAX11048 |  | $\pm 1.2$ |  | LSB |
|  |  |  | MAX11058 |  | $\pm 0.3$ |  |  |

POWER SUPPLIES (MAX11049/MAX11059)


TIMING CHARACTERISTICS (Note 4)

| CONVST Rise to $\overline{\text { EOC }}$ Fall | tCON | Conversion time (Note 6) |  | 3 |
| :--- | :---: | :--- | :--- | :---: |
| Acquisition Time | tACQ |  | 1 | $\mu \mathrm{~s}$ |
| $\overline{\mathrm{CS}}$ Rise to CONVST Rise | tQ | Sample quiet time (Note 6) | 500 | ns |

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

## ELECTRICAL CHARACTERISTICS (continued)

$V_{\text {AVDD }}=4.75 \mathrm{~V}$ to 5.25 V , $\mathrm{V}_{\text {DVDD }}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {AGNDS }}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\text {DGND }}=0 \mathrm{~V}$, $\mathrm{V}_{\text {REFIO }}=$ internal reference, $\mathrm{C}_{\text {RDC }}=4 \times 33 \mu \mathrm{~F}$, CREFIO $=0.1 \mu F, C_{A V D D}=4 \times 0.1 \mu F \| 10 \mu F$, CDVDD $=3 \times 0.1 \mu \mathrm{~F} \| 10 \mu F$; all digital inputs at DVDD or DGND, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONVST Rise to EOC Rise | to |  |  | 65 | 140 | ns |
| EOC Fall to CONVST Fall | $\mathrm{t}_{1}$ | CONVST mode B0 $=0$ only (Note 7) | 0 |  |  | ns |
| CONVST Low Time | $\mathrm{t}_{2}$ | CONVST mode B0 = 1 only | 20 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to WR Fall | t3 |  | 0 |  |  | ns |
| $\overline{\text { WR Low Time }}$ | t4 |  | 20 |  |  | ns |
| $\overline{\mathrm{CS}}$ Rise to $\overline{\mathrm{WR}}$ Rise | t5 |  | 0 |  |  | ns |
| Input Data Setup Time | t6 |  | 10 |  |  | ns |
| Input Data Hold Time | t7 |  | 0 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to $\overline{\mathrm{RD}}$ Fall | t8 |  | 0 |  |  | ns |
| $\overline{\mathrm{RD}}$ Low Time | t9 |  | 30 |  |  | ns |
| $\overline{\mathrm{RD}}$ Rise to $\overline{\mathrm{CS}}$ Rise | t10 |  | 0 |  |  | ns |
| $\overline{\mathrm{RD}}$ High Time | $\mathrm{t}_{11}$ |  | 10 |  |  | ns |
| $\overline{\mathrm{RD}}$ Fall to Data Valid | $\mathrm{t}_{12}$ |  |  |  | 35 | ns |
| $\overline{\mathrm{RD}}$ Rise to Data Hold Time | $\mathrm{t}_{13}$ | (Note 7) | 5 |  |  | ns |

Note 1: See the Definitions section at the end of the data sheet.
Note 2: Tested with alternating channels modulated at full scale and ground.
Note 3: See the Input Range and Protection section.
Note 4: CLOAD=30pF on DB0-DB15 and EOC. Inputs ( $\mathrm{CHO}-\mathrm{CH} 7$ ) alternate between full scale and zero scale. fconv $=250 \mathrm{ksps}$. All data is read out.
Note 5: Defined as the change in positive full scale caused by a $\pm 2 \%$ variation in the nominal supply voltage.
Note 6: It is recommended that $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, and $\overline{\mathrm{CS}}$ are kept high for the quiet time ( t Q ) and conversion time ( tcon ).
Note 7: Guaranteed by design.
Typical Operating Characteristics
$\left(V_{\text {AVDD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, fSAMPLE $=250 \mathrm{ksps}$, internal reference, unless otherwise noted. $)$


## 4-/6-/8-Channel, 16-/14-Bit, <br> Simultaneous-Sampling ADCs

$\left(\mathrm{V}_{\mathrm{AVDD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DVDD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, fSAMPLE $=250 \mathrm{ksps}$, internal reference, unless otherwise noted.$)$


## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

## Typical Operating Characteristics (continued)

$\left(V_{\text {AVDD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DVDD }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, fSAMPLE $=250 \mathrm{ksps}$, internal reference, unless otherwise noted. $)$


## 4-/6-/8-Channel, 16-/14-Bit, <br> Simultaneous-Sampling ADCs

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{AVDD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DVDD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, fSAMPLE $=250 \mathrm{ksps}$, internal reference, unless otherwise noted.$)$




## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

Pin Configurations


MAX11047-MAX11049/MAX11057-MAX11059

Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX11047 <br> (TQFN-EP) | MAX11048 (TQFN-EP) | MAX11049 (TQFN-EP) |  |  |
| 1 | 1 | 1 | DB13 | 16-Bit Parallel Data Bus Digital Output Bit 13 |
| 2 | 2 | 2 | DB12 | 16-Bit Parallel Data Bus Digital Output Bit 12 |
| 3 | 3 | 3 | DB11 | 16-Bit Parallel Data Bus Digital Output Bit 11 |
| 4 | 4 | 4 | DB10 | 16-Bit Parallel Data Bus Digital Output Bit 10 |
| 5 | 5 | 5 | DB9 | 16-Bit Parallel Data Bus Digital Output Bit 9 |
| 6 | 6 | 6 | DB8 | 16-Bit Parallel Data Bus Digital Output Bit 8 |
| 7, 21, 50 | 7, 21, 50 | 7, 21, 50 | DGND | Digital Ground |
| 8, 20, 51 | 8, 20, 51 | 8, 20, 51 | DVDD | Digital Supply. Bypass to DGND with a $0.1 \mu \mathrm{~F}$ capacitor at each DV ${ }_{\text {DD }}$ input. |
| 9 | 9 | 9 | DB7 | 16-Bit Parallel Data Bus Digital Output Bit 7 |
| 10 | 10 | 10 | DB6 | 16-Bit Parallel Data Bus Digital Output Bit 6 |
| 11 | 11 | 11 | DB5 | 16-Bit Parallel Data Bus Digital Output Bit 5 |
| 12 | 12 | 12 | DB4 | 16-Bit Parallel Data Bus Digital Output Bit 4 |
| 13 | 13 | 13 | DB3/CR3 | 16-Bit Parallel Data Bus Digital Output Bit 3/Configuration Register Input Bit 3 |
| 14 | 14 | 14 | DB2/CR2 | 16-Bit Parallel Data Bus Digital Output Bit 2/Configuration Register Input Bit 2 |
| 15 | 15 | 15 | DB1/CR1 | 16-Bit Parallel Data Bus Digital Output Bit 1/Configuration Register Input Bit 1 |
| 16 | 16 | 16 | DBO/CR0 | 16-Bit Parallel Data Bus Digital Output Bit 0/Configuration Register Input Bit 0 |
| 17 | 17 | 17 | EOC | Active-Low End of Conversion Output. $\overline{\mathrm{EOC}}$ goes low when conversion is completed. $\overline{\mathrm{EOC}}$ goes high when a conversion is initiated. |
| 18 | 18 | 18 | CONVST | Convert Start Input. Rising edge of CONVST ends sample and starts a conversion on the captured sample. The ADC is in acquisition mode when CONVST is low and CONVST mode $=0$. |
| 19 | 19 | 19 | SHDN | Shutdown Input. If SHDN is held high, the entire device enters and stays in a low-current state. Contents of the Configuration register are not lost when in the shutdown state. |
| $\begin{gathered} 22,28,35, \\ 43,49 \end{gathered}$ | $\begin{gathered} 22,28,35, \\ 43,49 \end{gathered}$ | $\begin{gathered} 22,28,35 \\ 43,49 \end{gathered}$ | RDC | Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least an $80 \mu \mathrm{~F}$ total capacitance. See the Layout, Grounding, and Bypassing section. |
| $\begin{aligned} & 23,27,33, \\ & 38,44,48 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23,27,33, \\ & 38,44,48 \end{aligned}$ | $\begin{aligned} & 23,27,33, \\ & 38,44,48 \\ & \hline \end{aligned}$ | AGNDS | Signal Ground. Connect all AGND and AGNDS inputs together on PWB. |
| $\begin{aligned} & 24,30, \\ & 41,47 \end{aligned}$ | $\begin{aligned} & 24,30, \\ & 41,47 \end{aligned}$ | $\begin{aligned} & 24,30, \\ & 41,47 \end{aligned}$ | AVDD | Analog Supply Input. Bypass AVDD to AGND with a $0.1 \mu \mathrm{~F}$ capacitor at each $A V_{D D}$ input. |
| $\begin{aligned} & 25,31, \\ & 40,46 \end{aligned}$ | $\begin{aligned} & 25,31, \\ & 40,46 \end{aligned}$ | $\begin{aligned} & 25,31, \\ & 40,46 \end{aligned}$ | AGND | Analog Ground. Connect all AGND inputs together. |
| $\begin{aligned} & 26,29, \\ & 42,45 \end{aligned}$ | 26, 45 | - | I.C. | Internally Connected. Connect to AGND |
| 32 | 29 | 26 | CHO | Channel 0 Analog Input |
| 34 | 32 | 29 | CH 1 | Channel 1 Analog Input |
| 36 | 36 | 36 | REFIO | External Reference Input/Internal Reference Output. Place a $0.1 \mu \mathrm{~F}$ capacitor from REFIO to AGND. |

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

Pin Description (continued)

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX11047 <br> (TQFN-EP) | MAX11048 (TQFN-EP) | MAX11049 (TQFN-EP) |  |  |
| 37 | 34 | 32 | CH2 | Channel 2 Analog Input |
| 39 | 37 | 34 | CH3 | Channel 3 Analog Input |
| - | 39 | 37 | CH 4 | Channel 4 Analog Input |
| - | 42 | 39 | CH5 | Channel 5 Analog Input |
| - | - | 42 | CH6 | Channel 6 Analog Input |
| - | - | 45 | CH7 | Channel 7 Analog Input |
| 52 | 52 | 52 | $\overline{W R}$ | Active-Low Write Input. Drive $\overline{W R}$ low to write to the ADC. Configuration registers are loaded on the rising edge of $\overline{\mathrm{WR}}$. |
| 53 | 53 | 53 | $\overline{\mathrm{CS}}$ | Active Low-Chip Select Input. Drive $\overline{\mathrm{CS}}$ low when reading from or writing to the ADC. |
| 54 | 54 | 54 | $\overline{\mathrm{RD}}$ | Active-Low Read Input. Drive $\overline{\mathrm{RD}}$ low to read from the ADC. Each rising edge of $\overline{\mathrm{RD}}$ advances the channel output on the data bus. |
| 55 | 55 | 55 | DB15 | 16-Bit Parallel Data Bus Digital Output Bit 15 |
| 56 | 56 | 56 | DB14 | 16-Bit Parallel Data Bus Digital Output Bit 14 |
| - | - | - | EP | Exposed Pad. Internally connected to AGND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point. |


| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX11047 <br> (TQFP-EP) | MAX11048 (TQFP-EP) | MAX11049 (TQFP-EP) |  |  |
| 1 | 1 | 1 | DB14 | 16-Bit Parallel Data Bus Digital Output Bit 14 |
| 2 | 2 | 2 | DB13 | 16-Bit Parallel Data Bus Digital Output Bit 13 |
| 3 | 3 | 3 | DB12 | 16-Bit Parallel Data Bus Digital Output Bit 12 |
| 4 | 4 | 4 | DB11 | 16-Bit Parallel Data Bus Digital Output Bit 11 |
| 5 | 5 | 5 | DB10 | 16-Bit Parallel Data Bus Digital Output Bit 10 |
| 6 | 6 | 6 | DB9 | 16-Bit Parallel Data Bus Digital Output Bit 9 |
| 7 | 7 | 7 | DB8 | 16-Bit Parallel Data Bus Digital Output Bit 8 |
| 8, 22, 59 | 8, 22, 59 | 8, 22, 59 | DGND | Digital Ground |
| 9, 21, 60 | 9, 21, 60 | 9, 21, 60 | DV ${ }_{\text {DD }}$ | Digital Supply. Bypass to DGND with a $0 . \mu \mathrm{F}$ capacitor at each DVDD input. |
| 10 | 10 | 10 | DB7 | 16-Bit Parallel Data Bus Digital Output Bit 7 |
| 11 | 11 | 11 | DB6 | 16-Bit Parallel Data Bus Digital Output Bit 6 |
| 12 | 12 | 12 | DB5 | 16-Bit Parallel Data Bus Digital Output Bit 5 |
| 13 | 13 | 13 | DB4 | 16-Bit Parallel Data Bus Digital Output Bit 4 |
| 14 | 14 | 14 | DB3/CR3 | 16-Bit Parallel Data Bus Digital Output Bit 3/Configuration Register Input Bit 3 |
| 15 | 15 | 15 | DB2/CR2 | 16-Bit Parallel Data Bus Digital Output Bit 2/Configuration Register Input Bit 2 |
| 16 | 16 | 16 | DB1/CR1 | 16-Bit Parallel Data Bus Digital Output Bit 1/Configuration Register Input Bit 1 |
| 17 | 17 | 17 | DBO/CR0 | 16-Bit Parallel Data Bus Digital Output Bit 0/Configuration Register Input Bit 0 |

Pin Description (continued)

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX11047 <br> (TQFP-EP) | MAX11048 (TQFP-EP) | MAX11049 (TQFP-EP) |  |  |
| 18 | 18 | 18 | EOC | Active-Low, End-of-Conversion Output. EOC goes low when a conversion is completed. EOC goes high when a conversion is initiated. |
| 19 | 19 | 19 | CONVST | Convert Start Input. The rising edge of CONVST ends sample and starts a conversion on the captured sample. The ADC is in acquisition mode when CONVST is low and CONVST mode $=0$. |
| 20 | 20 | 20 | SHDN | Shutdown Input. If SHDN is held high, the entire device enters and stays in a low-current state. Contents of the Configuration register are not lost when in the shutdown state. |
| $\begin{gathered} 23,28,32, \\ 38,43,49, \\ 53,58 \\ \hline \end{gathered}$ | $\begin{gathered} 23,28,32, \\ 38,43,49, \\ 53,58 \\ \hline \end{gathered}$ | $\begin{gathered} 23,28,32, \\ 38,43,49 \\ 53,58 \\ \hline \end{gathered}$ | AGNDS | Signal Ground. Connect all AGND and AGNDS inputs together. |
| $\begin{aligned} & 24,29,35, \\ & 46,52,57 \end{aligned}$ | $\begin{gathered} 24,29,35, \\ 46,52,57 \end{gathered}$ | $\begin{aligned} & 24,29,35, \\ & 46,52,57 \end{aligned}$ | $A V_{D D}$ | Analog Supply Input. Bypass AVDD to AGND with a $0.1 \mu \mathrm{~F}$ capacitor at each AVDD input. |
| $\begin{aligned} & 25,30,36, \\ & 45,51,56 \end{aligned}$ | $\begin{array}{r} 25,30,36, \\ 45,51,56 \end{array}$ | $\begin{aligned} & 25,30,36, \\ & 45,51,56 \end{aligned}$ | AGND | Analog Ground. Connect all AGND inputs together. |
| 26, 55 | 26, 55 | 26, 55 | RDC_SENSE | Reference Buffer Sense Feedback. Connect to RDC plane. |
| $\begin{gathered} 27,33,40 \\ 48,54 \end{gathered}$ | $\begin{gathered} 27,33,40 \\ 48,54 \end{gathered}$ | $\begin{gathered} 27,33,40 \\ 48,54 \end{gathered}$ | RDC | Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least an $80 \mu \mathrm{~F}$ total capacitance. See the Layout, Grounding, and Bypassing section. |
| $\begin{aligned} & 31,34, \\ & 47.50 \end{aligned}$ | 31,50 | - | I.C. | Internally Connected. Connect to AGND. |
| 37 | 34 | 31 | CHO | Channel 0 Analog Input |
| 39 | 37 | 34 | CH1 | Channel 1 Analog Input |
| 41 | 41 | 41 | REFIO | External Reference Input/Internal Reference Output. Place a $0.1 \mu \mathrm{~F}$ capacitor from REFIO to AGND. |
| 42 | 39 | 37 | CH 2 | Channel 2 Analog Input |
| 44 | 42 | 39 | CH3 | Channel 3 Analog Input |
| - | 44 | 42 | CH 4 | Channel 4 Analog Input |
| - | 47 | 44 | CH5 | Channel 5 Analog Input |
| - | - | 47 | CH6 | Channel 6 Analog Input |
| - | - | 50 | CH7 | Channel 7 Analog Input |
| 61 | 61 | 61 | $\overline{W R}$ | Active-Low Write Input. Drive WR low to write to the ADC. Configuration registers are loaded on the rising edge of WR. |
| 62 | 62 | 62 | $\overline{\mathrm{CS}}$ | Active-Low Chip-Select Input. Drive CS low when reading from or writing to the ADC. |
| 63 | 63 | 63 | $\overline{\mathrm{RD}}$ | Active-Low Read Input. Drive RD low to read from the ADC. Each rising edge of RD advances the channel output on the data bus. |
| 64 | 64 | 64 | DB15 | 16-Bit Parallel Data Bus Digital Out Bit 15 |
| - | - | - | EP | Exposed Pad. Internally connected to AGND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point. |

# 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs 

Pin Description (continued)

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX11057 (TQFP-EP) | MAX11058 (TQFP-EP) | MAX11059 (TQFP-EP) |  |  |
| 1 | 1 | 1 | DB12 | 14-Bit Parallel Data Bus Digital Output Bit 12 |
| 2 | 2 | 2 | DB11 | 14-Bit Parallel Data Bus Digital Output Bit 11 |
| 3 | 3 | 3 | DB10 | 14-Bit Parallel Data Bus Digital Output Bit 10 |
| 4 | 4 | 4 | DB9 | 14-Bit Parallel Data Bus Digital Output Bit 9 |
| 5 | 5 | 5 | DB8 | 14-Bit Parallel Data Bus Digital Output Bit 8 |
| 6 | 6 | 6 | DB7 | 14-Bit Parallel Data Bus Digital Output Bit 7 |
| 7 | 7 | 7 | DB6 | 14-Bit Parallel Data Bus Digital Output Bit 6 |
| 8,22,59 | 8, 22, 59 | 8, 22, 59 | DGND | Digital Ground |
| 9, 21, 60 | 9, 21, 60 | 9, 21, 60 | DV ${ }_{\text {DD }}$ | Digital Supply. Bypass to DGND with a $0.1 \mu \mathrm{~F}$ capacitor at each DVDD input. |
| 10 | 10 | 10 | DB5 | 14-Bit Parallel Data Bus Digital Output Bit 5 |
| 11 | 11 | 11 | DB4 | 14-Bit Parallel Data Bus Digital Output Bit 4 |
| 12 | 12 | 12 | DB3 | 14-Bit Parallel Data Bus Digital Output Bit 3 |
| 13 | 13 | 13 | DB2 | 14-Bit Parallel Data Bus Digital Output Bit 2 |
| 14 | 14 | 14 | DB1/CR3 | 14-Bit Parallel Data Bus Digital Output Bit 1/Configuration Register Input Bit 3 |
| 15 | 15 | 15 | DB0/CR2 | 14-Bit Parallel Data Bus Digital Output Bit 0/Configuration Register Input Bit 2 |
| 16 | 16 | 16 | CR1 | Configuration Register Input Bit 1 |
| 17 | 17 | 17 | CRO | Configuration Register Input Bit 0 |
| 18 | 18 | 18 | EOC | Active-Low, End-of-Conversion Output. EOC goes low when a conversion is completed. EOC goes high when a conversion is initiated. |
| 19 | 19 | 19 | CONVST | Convert Start Input. The rising edge of CONVST ends sample and starts a conversion on the captured sample. The ADC is in acquisition mode when CONVST is low and CONVST mode $=0$. |
| 20 | 20 | 20 | SHDN | Shutdown Input. If SHDN is held high, the entire device enters and stays in a low-current state. Contents of the Configuration register are not lost when in the shutdown state. |
| $\begin{gathered} 23,28,32, \\ 38,43,49 \\ 53,58 \end{gathered}$ | $\begin{gathered} 23,28,32, \\ 38,43,49, \\ 53,58 \end{gathered}$ | $\begin{gathered} 23,28,32, \\ 38,43,49, \\ 53,58 \end{gathered}$ | AGNDS | Signal Ground. Connect all AGND and AGNDS inputs together. |
| $\begin{aligned} & 24,29,35, \\ & 46,52,57 \end{aligned}$ | $\begin{aligned} & 24,29,35, \\ & 46,52,57 \end{aligned}$ | $\begin{aligned} & 24,29,35, \\ & 46,52,57 \end{aligned}$ | $A V_{D D}$ | Analog Supply Input. Bypass AVDD to AGND with a $0.1 \mu \mathrm{~F}$ capacitor at each AVDD input. |
| $\begin{array}{r} 25,30,36, \\ 45,51,56 \end{array}$ | $\begin{aligned} & 25,30,36, \\ & 45,51,56 \end{aligned}$ | $\begin{aligned} & 25,30,36, \\ & 45,51,56 \end{aligned}$ | AGND | Analog Ground. Connect all AGND inputs together. |
| 26, 55 | 26, 55 | 26, 55 | RDC_SENSE | Reference Buffer Sense Feedback. Connect to RDC plane. |
| $\begin{gathered} 27,33 \\ 40,48,54 \end{gathered}$ | $\begin{gathered} 27,33 \\ 40,48,54 \end{gathered}$ | $\begin{gathered} 27,33 \\ 40,48,54 \end{gathered}$ | RDC | Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least an $80 \mu \mathrm{~F}$ total capacitance. See the Layout, Grounding, and Bypassing section. |
| $\begin{aligned} & 31,34, \\ & 47,50 \end{aligned}$ | 31,50 | - | I.C. | Internally Connected. Connect to AGND. |
| 37 | 34 | 31 | CHO | Channel 0 Analog Input |
| 39 | 37 | 34 | CH1 | Channel 1 Analog Input |

Pin Description (continued)

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| MAX11057 <br> (TQFP-EP) | MAX11058 <br> (TQFP-EP) | MAX11059 <br> (TQFP-EP) |  |  |
| 41 | 41 | 41 | REFIO | External Reference Input/Internal Reference Output. Place a 0.1 1 F capacitor <br> from REFIO to AGND. |
| 42 | 39 | 37 | CH 2 | Channel 2 Analog Input |
| 44 | 42 | 39 | $\mathrm{CH3}$ | Channel 3 Analog Input |
| - | 44 | 42 | CH 4 | Channel 4 Analog Input |
| - | 47 | 44 | CH 5 | Channel 5 Analog Input |
| - | - | 47 | CH 6 | Channel 6 Analog Input |
| - | - | 50 | CH 7 | Channel 7 Analog Input |
| 61 | 61 | 61 | $\overline{\mathrm{WR}}$ | Active-Low Write Input. Drive WR low to write to the ADC. Configuration <br> registers are loaded on the rising edge of WR. |
| 62 | 62 | 62 | $\overline{\mathrm{CS}}$ | Active-Low Chip-Select Input. Drive CS low when reading from or writing to <br> the ADC. |
| 63 | 63 | 63 | $\overline{\mathrm{RD}}$ | Active-Low Read Input. Drive RD low to read from the ADC. Each rising edge <br> of RD advances the channel output on the data bus. |
| 64 | 64 | 64 | $\mathrm{DB13}$ | 14-Bit Parallel Data Bus Digital Out Bit 13 |
| - | - | - | EP | Exposed Pad. Internally connected to AGND. Connect to a large ground <br> plane to maximize thermal performance. Not intended as an electrical <br> connection point. |

## Detailed Description

The MAX11047/MAX11048/MAX11049 and MAX11057/ MAX11058/MAX11059 are fast, low-power ADCs that combine 4,6 , or 8 independent ADC channels in a single IC. Each channel includes simultaneously sampling independent T/H circuitry that preserves relative phase information between inputs making the devices ideal for motor control and power monitoring. The devices are available with a 0 to 5 V input range that features $\pm 20 \mathrm{~mA}$ overrange, fault-tolerant inputs. The devices operate with a single 4.75 V to 5.25 V supply. A separate 2.7 V to 5.25 V supply for digital circuitry makes the devices compatible with low-voltage processors.
The devices perform conversions for all channels in parallel by activating independent ADCs. Results are available through a high-speed, 20 MHz , parallel data bus after a conversion time of $3 \mu$ s following the end of a sample. The
data bus is bidirectional and allows for easy programming of the configuration register. The devices feature a reference buffer, which is driven by an internal bandgap reference circuit (VREFIO $=4.096 \mathrm{~V}$ ). Drive REFIO with an external reference or bypass with a $0.1 \mu \mathrm{~F}$ capacitor to ground when using the internal reference.

## Analog Inputs

## Track and Hold (T/H)

To preserve phase information across all channels, each input includes a dedicated T/H circuitry. The input tracking circuitry provides a 4 MHz small-signal bandwidth, enabling the device to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. Use anti-alias filtering to avoid high-frequency signals being aliased into the frequency band of interest.

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

## Input Range and Protection

The full-scale analog input voltage is a product of the reference voltage. For the devices, the input is unipolar in the range of:

$$
0 \text { to }+V_{\text {REFIO }} \times \frac{5.0}{4.096}
$$

In external reference mode, drive VREFIO with a 3.0 V to 4.25 V source, resulting in a full-scale input range of 3.662 V to 5.188 V , respectively.

All analog inputs are fault-protected up to $\pm 20 \mathrm{~mA}$. The devices include an input clamping circuit that activates when the input voltage at the analog input is above (VAVDD +300 mV ) or below -300 mV . The clamp circuit remains high impedance while the input signal is within the range of OV to $+\mathrm{V}_{\text {AVDD }}$ and draws little to no current. However, when the input signal exceeds the range
of $O V$ to $+V_{\text {AVDD }}$, the clamps begin to turn on. Consequently, to obtain the highest accuracy, ensure that the input voltage does not exceed the range of OV to $+V_{\text {AVDD }}$.
To make use of the input clamps, connect a resistor (Rs) between the analog input and the voltage source to limit the voltage at the analog input so that the fault current into the devices does not exceed $\pm 20 \mathrm{~mA}$. Note that the voltage at the analog input pin limits to approximately 7 V during a fault condition so the following equation can be used to calculate the value of Rs :

$$
R_{S}=\frac{V_{\text {FAULT_MAX }}-7 V}{20 \mathrm{~mA}}
$$

where Vfault_max is the maximum voltage that the source produces during a fault condition.


Figure 1. Required Setup for Clamp Circuit

# 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs 



Figure 2. Input Clamp Characteristics
Figures 2 and 3 illustrate the clamp circuit voltage-current characteristics for a source impedance Rs = $1280 \Omega$. While the input voltage is within the -300 mV to $+($ VAVDD $+300 \mathrm{mV})$ range, no current flows in the input clamps. Once the input voltage goes beyond this voltage range, the clamps turn on and limit the voltage at the input pin.

## Applications Information

Digital Interface
The bidirectional, parallel, digital interface, CRO-CR3, sets the 4-bit configuration register. This interface configures the following control signals: chip select $(\overline{\mathrm{CS}})$, read ( $\overline{\mathrm{RD}}$ ), write ( $\overline{\mathrm{WR})}$, end of conversion (EOC), and convert start (CONVST). Figures 6 and 7 and the Timing Characteristics in the Electrical Characteristics table show the operation of the interface.
DB0-DB15/13, output the 16-/14-bit conversion result. All bits are high impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$.

## CR3 (Int/Ext Reference)

CR3 selects the internal or external reference. The POR default $=0$.
$0=$ internal reference, REFIO internally driven through a $10 \mathrm{k} \Omega$ resistor, bypass with $0.1 \mu \mathrm{~F}$ capacitor to AGND.
1 = external reference, drive REFIO with a high quality reference.

CR2 (Output Data Format) CR2 selects the output data format. The POR default $=0$. 0 = offset binary.
1 = two's complement.


Figure 3. Input Clamp Characteristics (Zoom In)

## CR1 (Reserved)

CR1 must be set to 0 .
CRO (CONVST Mode)
CRO selects the acquisition mode. The POR default $=0$.
$0=$ CONVST controls the acquisition and conversion. Drive CONVST low to start acquisition. The rising edge of CONVST begins the conversion.
1 = acquisition mode starts as soon as previous conversion is complete. The rising edge of CONVST begins the conversion.

Programming the Configuration Register
To program the configuration register, bring the $\overline{\mathrm{CS}}$ and $\overline{W R}$ low and apply the required configuration data on CR3-CRO of the bus and then raise WR once to save changes.
CAUTION: The host driving CR3-CRO must relinquish the bus when the conversion results of the ADC are being read.

## Starting a Conversion

 CONVST initiates conversions. The devices provide two acquisition modes set through the configuration register. Allow a quiet time (tQ) of 500 ns prior to the start of conversion to avoid any noise interference during readout or write operations from corrupting a sample.Table 1. Configuration Register

| CR3 | CR2 | CR1 | CR0 |
| :---: | :---: | :---: | :---: |
| Int/Ext <br> Reference | Output <br> Data Format | Must be set <br> to 0 | CONVST <br> Mode |

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

In default mode (CRO = 0), drive CONVST low to place the devices into acquisition mode. All the input switches are closed and the internal T/H circuits track the respective input voltage. Keep the CONVST signal low for at least $1 \mu \mathrm{~s}$ (tACQ) to enable proper settling of the sampled voltages. On the rising edge of CONVST, the switches are opened and the devices begin the conversion on all the samples in parallel. EOC remains high until the conversion is completed.
In the second mode (CRO = 1), the devices enter acquisition mode as soon as the previous conversion is completed. CONVST rising edge initiates the next sample and conversion sequence. Drive CONVST low for at least 20ns to be valid.
Provide adequate time for acquisition and the requisite quiet time in both modes to achieve accurate sampling and maximum performance of the devices.

## Reading Conversion Results

The $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are active-low, digital inputs that control the readout through the $16-/ 14$-bit, parallel, 20 MHz data bus (D0-D15/13). After EOC transitions low, read the conversion data by driving $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low. Each low period of $\overline{\mathrm{RD}}$ presents the next channel's result. When $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$ are high, the data bus is high impedance. $\overline{\mathrm{CS}}$ may be driven high between individual channel readouts or left low during the entire 8 -channel readout.

## Reference <br> Internal Reference

The devices feature a precision, low-drift, internal bandgap reference. Bypass REFIO with a $0.1 \mu \mathrm{~F}$ capacitor to AGND to reduce noise. The REFIO output voltage may be used as a reference for other circuits. The output impedance of REFIO is $10 \mathrm{k} \Omega$. Drive only high-impedance circuits or buffer externally when using REFIO to drive external circuitry.

## External Reference

Set the configuration register to disable the internal reference and drive REFIO with a high-quality external reference. To avoid signal degradation, ensure that the integrated reference noise applied to REFIO is less than $10 \mu \mathrm{~V}$ in the bandwidth of up to 50 kHz .

## Reference Buffer

The devices have a built- in reference buffer to provide a low-impedance reference source to the SAR converters. This buffer is used in both internal and external reference modes. The internal reference buffer output feeds five RDC outputs. Connect all RDC outputs
together. The reference buffer is externally compensated and requires at least $10 \mu \mathrm{~F}$ on the RDC node for stability. For best performance, provide a total of at least $80 \mu \mathrm{~F}$ on the RDC outputs.

Transfer Functions
Figures 8 and 9 show the transfer functions for all the formats and devices. Code transitions occur halfway between successive-integer LSB values.

## Layout, Grounding, and Bypassing

 For best performance, use PCBs with ground planes. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital lines parallel to one another (especially clock lines), and avoid running digital lines underneath the ADC package. A single solid GND plane configuration with digital signals routed from one direction and analog signals from the other provides the best performance. Connect DGND, AGND, and AGNDS pins on the devices to this ground plane. Keep the ground return to the power supply for this ground low impedance and as short as possible for noise-free operation.To achieve the highest performance, connect all the RDC pins 22, 28, 35, 43, and 49 for the TQFN package or pins $27,33,40,48$, and 54 for the TQFP package to a local RDC plane on the PCB. In addition, on the TQFP package, the RDC_SENSE pins 26 and 55 should be directly connected to this RDC plane as well. Bypass the RDC outputs with a total of at least $80 \mu \mathrm{~F}$ of capacitance. For example, if two capacitors are used, place two $47 \mu \mathrm{~F}, 10 \mathrm{~V}$ X5R capacitors in 1210 case size as close as possible to pins 22 and 49 (TQFN), or pins 27 and 54 (TQFP). Alternatively, if four capacitors are used, place four $22 \mu \mathrm{~F}, 10 \mathrm{~V}$ X 5 R capacitors in 1210 case size as close as possible to pins 22, 28, 43, and 49 (TQFN), or pins 27, 33, 48, and 54 (TQFP). Ensure that each capacitor is connected directly into the GND plane with an independent via.
In cases where Y5U or Z5U ceramics are used, select higher voltage rating capacitors to compensate for the high-voltage coefficient of these ceramic capacitors, thus ensuring that at least $80 \mu \mathrm{~F}$ of capacitance is on the RDC plane when the plane is driven to 4.096 V by the internal reference buffer. For example, at 4.096V, a $22 \mu \mathrm{~F}$ X 5 ceramic capacitor with a 10 V rating diminishes to only $20 \mu \mathrm{~F}$, whereas the same capacitor in Y 5 U ceramic at 4.096 V decreases to about $13 \mu \mathrm{~F}$. However, a $22 \mu \mathrm{~F}$ Y5U ceramic capacitor with a 25 V rating capacitor is approximately $20 \mu \mathrm{~F}$ at 4.096 V .

## 4-/6-/8-Channel, 16-/14-Bit, <br> Simultaneous-Sampling ADCs

Bypass AVDD and DVDD to the ground plane with $0.1 \mu \mathrm{~F}$ ceramic chip capacitors on each pin as close as possible to the device to minimize parasitic inductance. Add at least one bulk $10 \mu \mathrm{~F}$ decoupling capacitor to AVDD and DVDD per PCB. Interconnect all of the AVDD inputs and DVDD inputs using two solid power planes. For best performance, bring the AVDD power plane in on the analog interface side of the devices and the DVDD power plane from the digital interface side of the devices.

For sampling periods near minimum (1 $1 \mu \mathrm{~s}$ ) use a 1 nF COG ceramic chip capacitor between each of the channel inputs to the ground plane as close as possible to the devices. This capacitor reduces the inductance seen by the sampling circuitry and reduces the voltage transient seen by the input source circuit.


Figure 4. Programming Configuration-Register Timing Requirements


Figure 5. Readout Timing Requirements

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs



Figure 6. Conversion Timing Diagram (CRO =0)



Figure 7. Conversion Timing Diagram (CRO = 1)

4-/6-/8-Channel, 16-/14-Bit,
Simultaneous-Sampling ADCs


Figure 8a. Two's Complement Transfer Function for 16-Bit Devices


Figure 9a. Offset-Binary Transfer Function for 16-Bit Devices


Figure 8b. Two's Complement Transfer Function for 14-Bit Devices


Figure 9b. Offset-Binary Transfer Function for 14-Bit Devices

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

## Typical Application Circuits

Power-Grid Protection
Figure 10 shows a typical power-grid protection application.

DSP Motor Control Figure 11 shows a typical DSP motor control application.


Figure 10. Power-Grid Protection

4-/6-/8-Channel, 16-/14-Bit,
Simultaneous-Sampling ADCs


Figure 11. DSP Motor Control

# 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs 

## Definitions

Integral Nonlinearity (INL)
INL is the deviation of the values on an actual transfer function from a straight line. For these devices, this straight line is a line drawn between the end points of the transfer function, once offset and gain errors have been nullified.

## Differential Nonlinearity (DNL)

DNL is the difference between an actual step width and the ideal value of 1 LSB . For these devices, the DNL of each digital output code is measured and the worst-case value is reported in the Electrical Characteristics table. A DNL error specification of greater than -1 LSB guarantees no missing codes and a monotonic transfer function for an SAR ADC. For example, -0.9 LSB guarantees no missing code while -1.1 LSB results in missing code.

## Offset Error

For the MAX11047/MAX11048/MAX11049, the offset error is defined at code transition $0 \times 0000$ to $0 \times 0001$ in offset binary encoding and 0x8000 to 0x8001 for two's complement encoding. For the MAX11057/MAX11058/ MAX11059, the offset error is defined at code transition $0 \times 0000$ to $0 x 0001$ in offset binary encoding and $0 \times 2000$ to 0x2001 for two's complement encoding. The offset code transitions should occur with an analog input voltage of exactly $0.5 \times(5 / 4.096) \times V_{R E F} / 65,536$ above GND for 16-bit devices or $0.5 \times(5 / 4.096) \times V_{\text {REF }} / 16384$ above GND for 14-bit devices. The offset error is defined as the deviation between the actual analog input voltage required to produce the offset code transition and the ideal analog input of $0.5 \times(5 / 4.096) \times$ VREF/65,536 above GND for 16-bit devices or $0.5 \times$ (5/4.096) $\times$ VREF/16384 above GND for 14-bit devices, expressed in LSBs.

## Gain Error

Gain error is defined as the difference between the change in analog input voltage required to produce a top code transition minus a bottom code transition, subtracted from the ideal change in analog input voltage on $(5 / 4.096) \times V_{\text {REF }} \times(65,534 / 65,536)$ for 16 -bit or (5/4.096) $\times$ VREF $\times(16382 / 16384)$ for 14-bit devices. For the devices, top code transition is 0x7FFE to $0 \times 7 F F F$ in two's complement mode and 0xFFFE to 0xFFFFF in offset binary mode. The bottom code transition is $0 \times 8000$ and $0 \times 8001$ in two's complement mode and $0 \times 0000$ and $0 \times 0001$ in offset binary mode. For the MAX11057/MAX11058/MAX11059, top code transition is $0 \times 1 \mathrm{FFE}$ to $0 \times 1 \mathrm{FFF}$ in two's complement mode and $0 \times 3 F F E$ to $0 \times 3 F F F$ in offset binary mode. The bottom code transition is 0x2000 and 0x2001 in two's
complement mode and $0 \times 0000$ to $0 \times 0001$ in offset binary mode. For the devices, the analog input voltage to produce these code transitions is measured and the gain error is computed by subtracting (5/4.096) x VREF $\times(65,534 / 65,536)$ or $(5 / 4.096) \times \operatorname{VREF} \times(16382 / 16384)$, respectively, from this measurement.

Signal-to-Noise Ratio (SNR) For a waveform perfectly reconstructed from digital samples, SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADC's resolution ( N bits):

$$
\text { SNR }=(6.02 \times N+1.76) \mathrm{dB}
$$

where $N=16 / 14$ bits. In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components not including the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)
SINAD is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals:

$$
\operatorname{SINAD}(\mathrm{dB})=10 \times \log \left[\frac{\text { Signal }_{\mathrm{RMS}}}{(\text { Noise }+ \text { Distortion })_{\mathrm{RMS}}}\right]
$$

Effective Number of Bits (ENOB)
The ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the ENOB as follows:

$$
\mathrm{ENOB}=\frac{\mathrm{SINAD}-1.76}{6.02}
$$

Total Harmonic Distortion (THD)
THD is the ratio of the RMS of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
\mathrm{THD}=20 \times \log \left[\frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}{ }^{2}+V_{5}{ }^{2}}}{V_{1}}\right]
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude and $\mathrm{V}_{2}$ through $V_{5}$ are the 2nd- through 5th-order harmonics.

# 4-/6-/8-Channel, 16-/14-Bit, <br> Simultaneous-Sampling ADCs 

Spurious-Free Dynamic Range (SFDR)
SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest frequency component.

Aperture Delay
Aperture delay (tAD) is the time delay from the sampling clock edge to the instant when an actual sample is taken.

## Aperture Jitter

Aperture Jitter (tAJ) is the sample-to-sample variation in aperture delay.

Channel-to-Channel Isolation Channel-to-channel isolation indicates how well each analog input is isolated from the other channels. Channel-to-channel isolation is measured by applying DC to channels 1 to 7 , while a -0.4 dBFS sine wave at 60 Hz is applied to channel 0. A 10ksps FFT is taken for channel 0 and channel 1. Channel-to-channel isolation is expressed in dB as the power ratio of the two 60 Hz magnitudes.

## Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC in a manner that ensures that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased 3dB.

## Full-Power Bandwidth

A large -0.5 dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by 3 dB . This point is defined as fullpower input bandwidth frequency.

Chip Information
PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 56 TQFN-EP | $T 5688+2$ | $\underline{\mathbf{2 1 - 0 1 3 5}}$ | $\underline{\underline{\mathbf{9 0}-0046}}$ |
| 64 TQFP-EP | $\mathrm{C} 64 \mathrm{E}+6$ | $\underline{\mathbf{2 1 - 0 0 8 4}}$ | $\underline{\underline{\mathbf{9 0}-0328}}$ |

## 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $12 / 09$ | Initial release | - |
| 1 | $6 / 10$ | Released MAX11047, MAX11048, and MAX11049 in TQFP packages | $1-20$ |
| 2 | $1 / 11$ | Released MAX11057, MAX11058, and MAX11059. Updated Electrical <br> Characteristics and Typical Operating Characteristics. | $1-8$ |

[^0]
[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

