

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











General Description

The MAX11080/MAX11081 are battery-pack fault-monitor ICs capable of monitoring up to 12 lithium-ion (Li+) battery cells. This device is designed to provide an overvoltage or undervoltage fault indication when any of the cells cross the user-selectable threshold for longer than the set program-delay interval. The overvoltage levels are pin selectable from +3.3V to +4.8V in 100mV increments, and have a guaranteed accuracy of ±25mV over the entire temperature range. The undervoltage level is also user selectable from +1.6V to +2.8V in 200mV increments. These levels are guaranteed to ±100mV over the entire temperature range. Undervoltage detection can be disabled as one of the user-configuration options.

The MAX11080/MAX11081 have a built-in level-shifter that allows up to 31 MAX11080/MAX11081 devices to be connected in a daisy-chain fashion to reduce the number of interface signals needed for large stacks of series batteries. Each cell is monitored differentially and compared to the overvoltage and undervoltage thresholds. When any of the cells exceed this threshold for longer than the set program delay interval, the MAX11080/MAX11081 inhibit the heartbeat signal from being passed down the daisy-chain. Built-in comparator hysteresis prevents threshold chattering.

The MAX11080/MAX11081 are designed to be the perfect complement to the MAX11068 high-voltage measurement IC for redundant fault-monitoring applications. This device is offered in a 9.7mm x 4.4mm, 38-pin TSSOP package with 0.5mm pin spacing. The package is lead-free and RoHS compliant with an extended operating temperature range of -40°C to +105°C.

Applications

High-Voltage, Multicell-Series-Stacked Battery Systems

Electric Vehicles

Hybrid Electric Vehicles

Electric Bikes

High-Power Battery Backup

Solar Cell Battery Backup

Super-Cap Battery Backup

Features

- ♦ Up to 12-Cell Li+ Battery Voltage Fault Detection
- ♦ Operation from 6.0V to 72V
- ♦ Pin-Selectable Overvoltage Threshold from +3.3V to +4.8V in 100mV Increments ±25mV Overvoltage-Detection Accuracy
- ♦ Pin-Selectable Undervoltage Threshold from +1.6V to +2.8V in 200mV Increments ±100mV Undervoltage-Detection Accuracy
- ♦ Overvoltage/Undervoltage-Threshold Detection **Hysteresis**

MAX11080: 300mV MAX11081: 37.5mV

- **♦** Programmable Delay Time of Alarm Detection from 3.0ms to 3.32s with an External Capacitor
- **♦ Daisy-Chained Alarm and Shutdown Functions** with Heartbeat Status Signal Up to 31 Devices Can Be Connected
- ♦ Ultra-Low-Power Dissipation

Operating-Mode Current Drain: 80µA

Shutdown-Mode Current: 2µA

- ♦ Wide Operating Temperature Range from -40°C to +105°C (AEC-Q100, Type 2)
- ♦ 9.7mm x 4.4mm, 38-Pin TSSOP Package
- **♦** Lead(Pb)-Free and RoHS Compliant

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX11080GUU/V+	-40°C to +105°C	38 TSSOP
MAX11081GUU/V+	-40°C to +105°C	38 TSSOP

+Denotes a lead(Pb)-free/RoHS-compliant package. N denotes an automotive qualified part.

Pin Configuration appears at end of data sheet.

ABSOLUTE MAXIMUM RATINGS

HV, VDDU, GNDU, DCIN to AGND0.3V to +80V HV to DCIN and C120.3V to +6V Cn+1 to Cn, where n = 1 to 110.3V to +20V (Note 1) C1 to AGND0.3V to (VDCIN + 0.6V) (Note 2) C0 to AGND0.3V to (VDCIN + 0.6V) (Note 2) C2-C12 to AGND0.3V to (VDCIN + 0.6V) SHDN, VAA to AGND0.3V to +4V VDDU to GNDU0.3V to +6V OVSEL_, UVSEL_, TOPSEL to AGND0.3V to (VAA + 0.3V) CD, ALRML to AGND0.3V to (+VDDU + 0.3V) ALRMU to GNDU0.3V to (+VDDU + 0.3V) CP- to AGND0.3V to (GNDU + 0.3V) CP- to AGND0.3V to (GNDU + 0.3V) CP- to AGND0.3V to (GNDU + 0.3V) CP- to VDDU0.3V	ESD Rating C_, REF, V _{AA} , VDD _U , GND _U , DCIN, SHDN, CP+, CP-, HV, OVSEL_, UVSEL_, TOPSEL, ALRM _U , ALRM _L , AGND, CD
---	--

Note 1: The C1 to C0 differential input path is tolerant to 80V as long as the SHDN pin is deasserted.

Note 2: The C1 input is tolerant to a maximum $V_{DCIN} + 0.6V$ with $\overline{SHDN} = 1$. If $\overline{SHDN} = 0$, 20V is the maximum rating.

Note 3: Human Body Model to Specification MIL-STD-883 Method 3015.7.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. } V_{DCIN} = V_{GNDU} = +6.0V \text{ to } +72V, \text{ typical values are at } T_A = +25^{\circ}C, \text{ unless otherwise specified from } -40^{\circ}C \text{ to } +105^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
C_ INPUTS		·				
D.W		Any two inputs Cn to Cn+1, where n = 1 to 11 (Note 4)	1.5		72	
Differential Input Range	VCELLXIN	C1 to C0 with $\overline{SHDN} = 1$	1.5		72	V
		C1 to C0 with $\overline{SHDN} = 0$	1.5		16	
Input Current	IC _{XIN}	V _{CELL} = 3.0V	-1	0.05	+1	μΑ
Overvoltage Threshold	Vov		+3.3		+4.8	V
Overvoltage-Threshold Accuracy				±5	±25	mV
Undervoltage Threshold	VUV		+1.6		+2.8	V
Undervoltage-Threshold Accuracy				±20	±100	mV
(A)	V/	MAX11080		300		mV
Comparator Hysteresis (Note 4)	VHYS	MAX11081	12	37.5	77	
CD PIN		•				
CD Current	ICD	V _{CD} = 0.4V	4.35	6.1	7.65	μΑ
CD Trip Voltage	V _{CD}	Internal at comparator		1.23		V
Delay-Time Accuracy		Excluding CDLY variation		±20		%
STATUS/CONTROL PORT		•				
Shutdown Disable (SHDN High Voltage)	SHDN/V _{IH}		2.1			V
Shutdown Asserted (SHDN Low Voltage)	SHDN/V _{IL}				0.6	V

ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. } V_{DCIN} = V_{GNDU} = +6.0V \text{ to } +72V, \text{ typical values are at } T_A = +25^{\circ}C, \text{ unless otherwise specified from } -40^{\circ}C \text{ to } +105^{\circ}C.)$


SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VDD _U Voh		V _{GND_I} + 2.4			V
VDD _U V _{OL}				V _{GND_U} + 0.3	V
ALRM _L Voh	ISOURCE = 150µA	2.4			V
ALRM _L V _{OL}	I _{SINK} = 150µA			0.6	V
ALRM _U V _{IH}	Daisy-chained ALRM $_{\rm U}$ signal as coupled through a 3.3nF high-voltage capacitor and a 150k $_{\rm U}$ resistor as referred to GND $_{\rm U}$	VGND _U + 2.1			V
ALRMu V _{IL}	Daisy-chained ALRM $_{\rm U}$ signal as coupled through a 3.3nF high-voltage capacitor and a 150k Ω resistor as referred to GND $_{\rm U}$			V _{GND_U} + 0.9	V
ALRM _L fout	Heartbeat clock rate with no alarm condition	4032	4096	4157	Hz
	Heartbeat clock rate with no alarm condition	49.0		51.0	%
V _{DCIN}		6		72	V
Vaaout	6V < V _{DCIN} < 72V, I _{LOAD} = 0A	3.0	3.3	3.6	V
IAASHORTCIRCUIT	VAA = 0V, 6V < V _{DCIN} < 36V			50	mA
VAARESET	Falling V _{AA}		2.8		V
Vaavalid	Rising V _{AA}		3.0		V
VAAHYS	Hysteresis on rising VAA		37		mV
T _{SHUT}	Rising temperature		+145		°C
TS (DCIN)					
IDCIN	Operating mode, SHDN = 1, 12 battery cells, alarm inactive, VDCIN = VGND _U = 36V		35	40	μA
	Shutdown mode, SHDN = 0, 12 battery cells, V _{DCIN} = V _{GNDU} = 36V		1.3	2	L
	SHDN = 1, battery cells, alarm inactive, V _{DCIN} = V _{GNDU} = 36V		35	40	μΑ
VIH	UVSEL0/UVSEL1/UVSEL2, TOPSEL	V _{AA} - 0.1			V
	VDDU VOH VDDU VOL ALRML VOH ALRMU VIH ALRMU VIH ALRMU VIL ALRMU VIL ALRMU VIL ALRML fOUT VAAOUT IAASHORTCIRCUIT VAARESET VAAVALID VAAHYS TSHUT TS (DCIN)	VDDU VOH VDDU VOL ALRML VOH ALRML VOH ALRML VOL BISINK = 150μA ALRMU ALRMU VIH Daisy-chained ALRMU signal as coupled through a 3.3nF high-voltage capacitor and a 150kΩ resistor as referred to GNDU ALRMU VIL Daisy-chained ALRMU signal as coupled through a 3.3nF high-voltage capacitor and a 150kΩ resistor as referred to GNDU ALRMU VIL ALRML Heartbeat clock rate with no alarm condition ALRML Heartbeat clock rate with no alarm condition VDCIN VAAOUT VAAOUT VAAOUT VAA = 0V, 6V < VDCIN < 36V VAARESET Falling VAA VAAVALID Rising VAA VAAVALID Rising VAA VAAVALID Rising temperature TS (DCIN) Operating mode, SHDN = 1, 12 battery cells, alarm inactive, VDCIN = VGNDU = 36V SHDN = 1, battery cells, alarm	VDDU VOH VOH VDDU VOL ALRML VOH ALRML VOH ALRML VOL Baisy-chained ALRMU signal as coupled through a 3.3nF high-voltage capacitor and a 150kΩ resistor as referred to GNDU ALRMU VIH Daisy-chained ALRMU signal as coupled through a 3.3nF high-voltage capacitor and a 150kΩ resistor as referred to GNDU ALRMU VIL ALRMU VIL Baisy-chained ALRMU signal as coupled through a 3.3nF high-voltage capacitor and a 150kΩ resistor as referred to GNDU ALRML FOUT ALRML Heartbeat clock rate with no alarm condition VDCIN VAAOUT VAAOUT VAAOUT VAA = 0V, 6V < VDCIN < 72V, ILOAD = 0A JAASHORTCIRCUIT VAA = 0V, 6V < VDCIN < 36V VAARESET Falling VAA VAANALID Rising VAA VAAHYS Hysteresis on rising VAA TSHUT Rising temperature TS (DCIN) Operating mode, SHDN = 1, 12 battery cells, alarm inactive, VDCIN = VGNDU = 36V SHDN = 1, battery cells, alarm	VDDU VOH VGNDU + 2.4 VDDU VOL 2.4 ALRML VOH ISOURCE = 150μA 2.4 ALRML VOL ISINK = 150μA 2.4 ALRMU VOL Daisy-chained ALRMU signal as coupled through a 3.3nF high-voltage capacitor and a 150kΩ resistor as referred to GNDU VGNDU + 2.1 ALRMU VIL Daisy-chained ALRMU signal as coupled through a 3.3nF high-voltage capacitor and a 150kΩ resistor as referred to GNDU 4032 4096 ALRML FOUT Heartbeat clock rate with no alarm condition 4032 4096 ALRML FOUT Heartbeat clock rate with no alarm condition 49.0 VDCIN 6 3.0 3.3 VAAOUT 6V < VDCIN < 72V, ILOAD = 0A	VDDU VOH VGND _I + 2.4 VDDU VOL VGND _I + 0.3 ALRML VOH ISOURCE = 150μA 2.4 ALRML VOH ISINK = 150μA 0.6 ALRMU VOL Daisy-chained ALRMu signal as coupled through a 3.3nF high-voltage capacitor and a 150κΩ resistor as referred to GNDU VGNDU + 2.1 ALRMU VIL Daisy-chained ALRMu signal as coupled through a 3.3nF high-voltage capacitor and a 150κΩ resistor as referred to GNDU VGNDU + 0.9 ALRML fout Heartbeat clock rate with no alarm condition 4032 4096 4157 ALRML fout Heartbeat clock rate with no alarm condition 49.0 51.0 VDCIN 6 72 VAAOUT 6V < VDCIN < 72V, ILOAD = 0A


Note 4: Limits guaranteed by design and characterization statistical analysis, not production tested.


Note 5: Guaranteed by design and not production tested.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




















Pin Description

	_	
PIN	NAME	FUNCTION
1	DCIN	DC Power-Supply Input. DCIN supplies the internal 3.3V regulator. This pin should be connected as shown in the application diagrams.
2	HV	High-Voltage Bias. HV is biased by the output of the charge pump to provide a DC supply above the DCIN level. It is used internally to bias the cell-comparator circuitry. Bypass to DCIN with a 1µF capacitor.
3, 33	N.C.	No Connection. Not internally connected.
4	C12	Cell 12 Plus Connection. Top of battery module stack.
5	C11	Cell 12 Minus Connection and Cell 11 Plus Connection
6	C10	Cell 11 Minus Connection and Cell 10 Plus Connection
7	C9	Cell 10 Minus Connection and Cell 9 Plus Connection
8	C8	Cell 9 Minus Connection and Cell 8 Plus Connection
9	C7	Cell 8 Minus Connection and Cell 7 Plus Connection
10	C6	Cell 7 Minus Connection and Cell 6 Plus Connection
11	C5	Cell 6 Minus Connection and Cell 5 Plus Connection
12	C4	Cell 5 Minus Connection and Cell 4 Plus Connection
13	С3	Cell 4 Minus Connection and Cell 3 Plus Connection
14	C2	Cell 3 Minus Connection and Cell 2 Plus Connection
15	C1	Cell 2 Minus Connection and Cell 1 Plus Connection
16	C0	Cell 1 Minus Connection. Connect to AGND.
17	UVSEL0	
18	UVSEL1	Undervoltage Threshold Select 0 to 2. Used to select one of eight undervoltage alarm threshold settings. The parts have internal pulldown; these pins should only be tied to VAA or AGND to set the logic state.
19	UVSEL2	The parternal parademit, those pine chodic only so that to vall of Narro to set the logic state.
20	OVSEL0	
21	OVSEL1	Overvoltage Threshold Select 0 to 3. Used to select one of 16 overvoltage alarm threshold settings.
22	OVSEL2	The parts have internal pulldown; these pins should only be tied to VAA or AGND to set the logic state.
23	OVSEL3	

Pin Description (continued)

PIN	NAME	FUNCTION
24	VAA	+3.3V Analog Supply Output. Bypass with a 1µF capacitor to AGND.
25	AGND	Analog Ground. Should be connected to the negative terminal of cell 1.
26	SHDN	Active-Low Shutdown Input. This pin completely shuts down the MAX11080/MAX11081 internal regulators and oscillators when the pin is less than 0.6V as referenced to AGND. The host controller should drive SHDN for the first pack. See Figure 2 for the SHDN daisy-chained module connection.
27	ALRML	Lower Port Alarm Output. This output is an alarm indicator for overvoltage, undervoltage, and setup faults. The alarm signal is daisy-chained and driven from the highest module down to the lowest. The alarm output is nominally a clocked "heartbeat" signal that provides a 4kHz clock when no alarm is present. The ALRML can also be configured as level signal and set to "low" for no alarm and "high" for alarm state. See the TOPSEL Function section for details. This signal swings between VAA and AGND, and is active high in the alarm state.
28	CD	Programmable Delay Time. Connect a capacitor from this pin to AGND to set the hold time required for a fault condition before the alarm is set. The capacitor should be a ceramic capacitor in the 15nF to 16.5µF range.
29, 30, 32	TST1, TST2, TST3	Production Test Pins. Connect to AGND.
31	TOPSEL	Input to Indicate Topmost Device in the Daisy-Chain. This pin should be connected to AGND for all devices except the topmost. For the top device, this pin should be connected to VAA.
34	ALRMU	Upper Port Alarm Input. This input receives the ALRM _L output signal from an upper neighboring module. It swings between VDD _U and GND _U .
35	GND _U	Level-Shifted Upper Port Ground. Upper port-supply return and supply input for the charge-pump supply. This pin should be connected to the DCIN takeoff point on the battery stack as shown in the application diagrams.
36	VDD _U	Level-Shifted Upper Port Supply. Upper port-supply output for the daisy-chained bus. This is a regulated output voltage from the internal charge pump that is level-shifted above the DCIN pin voltage level. It should be bypassed with a 1µF capacitor to GND _U .
37, 38	CP-, CP+	Charge-Pump Capacitor. Negative/positive input for the internal charge pump. Connect a 0.01µF high-voltage capacitor between CP+ and CP




Figure 1. Functional Diagram




Figure 2. Application Circuit Diagram for a 12-Cell System




Figure 3. Application Circuit Diagram for a 10-Cell System




Figure 4. Application Circuit Diagram for an 8-Cell System




Figure 5. Battery Module System with Redundant Fault-Detection Application Schematic




Figure 6. ESD Diode Diagram

Detailed Description

Figure 1 shows the functional diagram; Figure 2 shows the application circuit diagram for a 12-cell system while Figure 3 shows the application circuit design for a 10-cell system and Figure 4 for an 8-cell system. Figure 5 is the application schematic for the battery module system with redundant fault detection and Figure 6 is the ESD diode diagram.

Architectural Overview

The MAX11080/MAX11081 are battery-pack fault-monitor ICs capable of monitoring up to 12 Li+ battery cells. These devices are designed to provide an overvoltage or undervoltage alarm indicator when any of the cells cross the user-selectable threshold for longer than the configured decision delay interval. The MAX11080/MAX11081 also incorporates daisy-chain bus for use in high-voltage stacked-battery operation. The daisy-chain bus relays

shutdown and alarm communication across up to 31 stacked modules without the need for isolation between each module. This results in a simplified system with reduced cost. The MAX11080/MAX11081 are ideal as an ultra-low-power, redundant cell-fault monitor that is the perfect complement to the MAX11068 high-voltage battery measurement IC. Both ICs in concert form a powerful Li+ battery system monitor with redundant overvoltage and undervoltage fault detection.

Overvoltage and Undervoltage Fault Detection

Figure 7 summarizes the fault-detection mechanism for a set of differential cell inputs in the MAX11080/MAX11081.

First, the differential cell inputs are attenuated by a factor of four while being level shifted and converted to a single-ended voltage referenced to AGND. The ground-referenced voltage is then connected to a set of over-

12 _______//IXI/M

voltage and undervoltage comparators. The threshold references for the comparators are set by the UVSEL_ and OVSEL_ input pins. When one of the cell voltages exceeds Vov or is below Vuv when Vuv is enabled, the internal cell out-of-range signal for the given cell is set and logically ORed with the same signal for the other cell positions to create an overall out-of-range signal.

When any cells are out-of-range as indicated by the internal out-of-range signal, an internal current source begins to charge the capacitor CDLY connected to the

CD pin. If the voltage at the CD pin reaches V_{CD}, the ALRM_L line is set to V_{AA} (+2.4V minimum as referred to AGND). Normally, the ALRM_L line is a heartbeat signal with pulses occurring every 250µs. If all cell voltages transition from out-of-range to in-range before the voltage at pin CD reaches V_{CD}, an internal switch clamps the CD pin to GND. This action discharges C_{DLY} and, because the delay had not yet expired, no alarm occurs. Discharging C_{DLY} ensures that the full delay time occurs for the next overvoltage or undervoltage




Figure 7. Cell Differential Input and Comparator Block Diagram




Figure 8. CDLY Circuit Block Diagram

event. Figure 8 summarizes the CDI y circuit.

Once the ALRM_L pin is forced high due to an alarm (+2.4V minimum as referred to AGND), it transitions back to a heartbeat signal only after all battery cells meet the following condition:

Examples of cell-voltage readings and their effect on the alarm status are shown in Figures 9 and 10 for single- and multiple-cell systems. In the case where an upper module is forwarding an active alarm condition down the daisy-chain, that condition continues to be propagated toward the host regardless of the alarm state of any lower module. Furthermore, to circumvent the possibility of a short-circuited capacitor connected to CD preempting the fault-time validation process, a redundant built-in delay of 4s nominal is asserted as a backup. If the VCD threshold is not reached within 4s of an out-of-range event, the alarm becomes active.

Programmable Delay Time

The alarm trigger delay time is calculated according to the following equations:

 $t_{DLY} = (V_{CD} \times C_{DLY})/I_{CD}$

 $CDLY = (tDLY \times ICD)/VCD$

The effective I_{CD} value of the current source is 6.1 µA typical and the threshold voltage, V_{CD}, is 1.23V typical. The V_{CD} threshold is specified at an internal node prior to the resistor in series with the CD pin as shown in Figure 8. The threshold voltage seen at the pin is approximately 1.18V due to the drop associated with the typical I_{CD} value and the 6k Ω resistor. The MAX11080/MAX11081 can operate with capacitor values from 15nF (3.0ms) to 16.5 µF (3.32s). Each capacitor should have a voltage tolerance of 5V minimum.

Cell-Voltage Threshold Selection

The overvoltage and undervoltage threshold selection is configured through the OVSEL_ and UVSEL_ inputs. The overvoltage selection can be configured from 3.3V to 4.8V in 100mV increments. The undervoltage threshold can be configured from 1.6V to 2.8V in 200mV increments. The undervoltage detection can also be disabled. See Tables 1 and 2 for the proper configuration settings.

Immunity to unintended changes in the threshold voltage setting (due to accidental pin-to-pin short circuits, for example) is provided. The customer-programmed

Table 1. Overvoltage Threshold Selection

TUDECUOLD (V)	OVERVOLTAGE SELECTION				
THRESHOLD (V)	OVSEL3	OVSEL2	OVSEL1	OVSEL0	
3.3	0	0	0	0	
3.4	0	0	0	1	
3.5	0	0	1	0	
3.6	0	0	1	1	
3.7	0	1	0	0	
3.8	0	1	0	1	
3.9	0	1	1	0	
4.0	0	1	1	1	
4.1	1	0	0	0	
4.2	1	0	0	1	
4.3	1	0	1	0	
4.4	1	0	1	1	
4.5	1	1	0	0	
4.6	1	1	0	1	
4.7	1	1	1	0	
4.8	1	1	1	1	




Figure 9. Single-Cell Overvoltage Detection Example




Figure 10. Multiple-Cell Overvoltage Detection Example

Table 2. Undervoltage Threshold Selection

THRESHOLD (V)	UNDERVOLTAGE SELECTION			
THRESHOLD (V)	UVSEL2	UVSEL1	UVSEL0	
Disabled	0	0	0	
1.6	0	0	1	
1.8	0	1	0	
2.0	0	1	1	
2.2	1	0	0	
2.4	1	0	1	
2.6	1	1	0	
2.8	1	1	1	

selection is sensed and stored at power-up and any subsequent change to the input pin status is ignored.

Internal Linear Regulator

The MAX11080/MAX11081 have an internal linear regulator for generating the internal supply from DCIN (Figure 11). The regulator can accept a supply voltage on the DCIN pin from +6.0V to +72V, which it regulates to 3.3V to run the voltage-detection system, control logic, and low-side alarm-pulse interface. When the \$\overline{SHDN}\$ pin is not active and a sufficient voltage is applied to DCIN, the output of the regulator becomes active. The regulator is paired with a power-on-reset (POR) circuit that senses its output voltage and holds the MAX11080/MAX11081 in a reset state until the internal supply has reached a sustainable threshold of +3.0V (±5%). The internal comparators have built-in hysteresis that can reject noise on the supply

line. Because secondary metal batteries are never fully discharged to 0V, the MAX11080/MAX11081 are designed for a hot-swap insertion of the battery cells. Once the POR threshold is reached, approximately 1ms later the internal reset signal disables, the internal oscillator starts, and the charge pump begins operating. The charge pump reaches regulation in approximately 3ms. The MAX11080/MAX11081 associated with the top module in the battery pack are identified as detailed in the TOPSEL Function section. This is followed by a self-test of the overvoltage comparators and detection of the number of cells connected. At this time in the power-on sequence, the MAX11080/MAX11081 are ready for operation. When the charge pump achieves regulation of 3.3V between VDDU and GNDU, it switches to a standby mode until the voltage drops by about 35mV. The specified accuracy and full operation of the MAX11080/MAX11081




Figure 11. Internal Linear Regulator Block Diagram




Figure 12. Linear Regulator Power-Up Sequence

are not guaranteed until a minimum of 6.0V is applied to the DCIN pin.

The linear regulator also incorporates a thermal shutdown feature. If the MAX11080/MAX11081 die temperature rises above +145°C, the device shuts down. After a thermal shutdown, the die temperature must cool 15°C below the shutdown temperature before the device restarts.

Figure 12 shows the linear regulator power-up sequence and Figure 13 shows the low DCIN POR event.

DCIN and **GND**_U Supply Connections

A surge voltage is produced by the electric motor during regenerative braking conditions. The MAX11080/MAX11081 are designed to tolerate an absolute maximum of 80V under this condition. The MAX11080/MAX11081 should be protected against higher voltages with an external voltage suppressor such as




Figure 13. Low DCIN POR Event




Figure 14. Battery Module Surge and Overvoltage Protection Circuit

the SMCJ70 on the DCIN connection point. This protection circuit also helps to reduce power spikes that can occur during the insertion of the battery cells. During negative voltage excursions, the protection circuit stores enough charge to power the regulator through the transient. Figure 14 shows the clamp configuration to protect the DCIN supply input.

The DCIN input contains a comparator circuit to detect an open circuit on this pin for fault-management purposes. Whenever a nominal voltage of two silicon diode drops appears between C12 and DCIN following the power-up sequence, the ALRML output is asserted as a fault indication. This voltage drop must appear for at least the delay time set by CDLY to result in a fault. The voltage drop from C12 to DCIN during normal operation should be kept at no more than 0.5V to prevent erroneous tripping of the DCIN open-circuit comparator under worst-case circumstances (lowest silicon diode forward bias voltage). The diode Docin is used to supply the transient current demanded at startup by the decoupling circuit. In parallel with this diode, RDCIN provides the supply path during normal operation. It is selected to be $5k\Omega$ so that the maximum voltage drop between C12 and DCIN is about 0.25V with nominal supply currents.

High-power batteries are often used in noisy environments subject to high dV/dt or dI/dt supply noise and EMI noise. For example, the supply noise of a power inverter driving a high horse-power motor produces a large square wave at the battery terminals, even though the battery is also a high-power battery. Typically, the battery dominates the task of absorbing this noise, since it is impractical to put hundreds of farads at the inverter.

The MAX11080/MAX11081 are designed with several mechanisms to deal with extremely noisy environments. First, the major power-supply inputs that see the full battery-stack voltage are 80V tolerant. This is high enough to handle the large voltage changes on the battery stack that can occur when the batteries transition

between charge and discharge conditions. Next, the linear regulator has high PSRR to produce a clean lowvoltage power supply for the internal circuitry. This allows DCIN to be connected directly to the stack voltage. Finally, GND_U serves two purposes. It supplies the internal charge pump with its power and acts as the reference ground for the upper alarm communication port. The charge pump creates a secondary low-voltage supply that is referenced to GNDU. Because the levelshifted supply VDDU is referenced to GNDU, the entire upper alarm communication port glides smoothly on GNDu and it is effectively immune to noise on GNDu. The upper alarm signal is internally shifted down to AGND level where it is processed by the digital logic. There are two connection methods that can be used for GND_U depending on application requirements.

For the top module in a system, or where GND() cannot be DC-coupled to the next higher module for other reasons, GND_U should be connected to the same location as DCIN. This connection is valid as long as the voltage difference between the top of Stack(n) and the bottom of Stack(n+1) during worst-case conditions does not exceed the margin of the alarm pin signaling levels. When GNDy is not DC-coupled to the far side of the bus bar, it can be AC-coupled to the far side to maintain alarm communication when the bus bar is open-circuit. In that case, the two sides of the AC-coupling capacitor can be at different DC potentials, but the alarm communication signal continues to be passed across the capacitor connection. It is recommended that an AC- or DC-coupled version of GNDu is paired with the alarm signal through the communication bus wiring, possibly by twisted pair wire, for maximum noise immunity and minimum emissions.

The preferred connection to reject noise between modules is when a DC connection can be made from GNDU to AGND of the next module. It is again recommended that the DC-coupled GNDU signal is routed adjacent to the alarm signal as part of the communication bus for maximum noise immunity and minimum emissions.

Shutdown Control

The SHDN pin connections of the MAX11080/MAX11081 operate in a manner that allows the shutdown/wake-up command to trickle up through the series of daisy-chained packs. Because the internal linear regulator is powered down during shutdown, the shutdown function must operate when VAA is absent and, therefore, it cannot depend on a Schmitt trigger input. A special low-current, high-voltage circuit is used to detect the state of the SHDN pin. The shutdown pin has a ± 2.1 V minimum threshold for the inactive state. When SHDN > 2.1V, the MAX11080/MAX11081 turn on and begin regulating VAA,

__ /N/1XI/N




Figure 15. GND_U Connection: AC-Coupled to Next Module, DC-Coupled to Present Module




Figure 16. GND_U Connection: DC-Coupled with the Communication Bus




Figure 17. Shutdown Circuit Interface

and then VDD_U. If $\overline{\text{SHDN}}$ < 0.6V, the MAX11080/MAX11081 shut down.

Figure 17 shows the shutdown circuit interface of two daisy-chain devices.

When SHDN is high for device n, the charge pump is enabled and begins to charge the capacitors in the interface circuit. When the voltage of the SHDN pin for device (n+1) rises above the VIH threshold, that device begins its power-up sequence. This action propagates up the daisy-chain until the last battery module is enabled. Conversely, pulling SHDN to AGND powers down a module and thus propagates the power-down to all higher daisy-chained modules as the charge on their SHDN capacitors is dissipated. The zener diodes provide additional ESD protection. The filter capacitors and resistors are sized to provide robust noise immunity. The diode from the CP+ pin should be S1B or a similar low-leakage type for high-temperature stability.

The \overline{SHDN} pin has a weak internal pulldown resistor on the order of $12M\Omega$. A $200k\Omega$ or similar resistor from \overline{SHDN} to AGND should be installed to ensure that the \overline{SHDN} pin is pulled low when the active \overline{SHDN} signal is propagated up the daisy-chain bus. The resistor is not needed for applications that tie \overline{SHDN} high at all times. The typical \overline{SHDN} rising edge propagation time from one daisy-chained module to the next is 1.5ms.

For FMEA detectability, the SHDN pin is designed to detect logic transitions that could be indicative of a short circuit to the ALRML pin. The SHDN pin circuit shown in Figure 18 provides some immunity for rare glitches at the SHDN pin, such as those during power-up, that are not a result of a short to ALRML. The SHDN pin signal is fed as a clock to a 5-bit counter. When the counter reaches the maximum count of 32, the full flag is set and acts as a clock to a D flip-flop. When the D flip-flop is clocked, its output goes high to signal the FMEA fault condition and trigger the alarm. In this way, the device goes into the alarm state only after 32 pulses




Figure 18. Internal FMEA SHDN Pin Functionality Circuit

on the SHDN pin have occurred. To clear the FMEA fault state, a POR of the device must be activated. The application circuit should ensure that the SHDN pin is glitch free and only toggles when a shutdown or powerdown event is intended. This FMEA detection circuit should not be considered as a provision to filter out noise or glitches on the SHDN pin.

C1 Input Absolute Maximum Rating

The C1 input is limited to V_{DCIN} - 0.6V above AGND or a maximum of 20V if the SHDN pin is asserted. If an application requires that the 20V restriction be removed during active shutdown, then a 4.0V zener diode can be added from VAA to AGND. This protects VAA and allows the C1 input to go to V_{DCIN} - 0.6V regardless of the SHDN state. It also allows the differential C1 to C0 voltage to range from -0.3V to +80V.

Cell-Connection and Detection

An individual MAX11080/MAX11081 can be connected to as many as 12 series-connected cells. To accommodate configurations with fewer cells, unused cell inputs must be

shorted together, but Cell 1 must always be populated. The designer can choose which cell inputs to leave unused. The example application circuits recommended are the most efficient configurations.

At power-up, the part compares the voltage applied to each cell input with a nominal cell-detection threshold voltage of 0.7V. If the cell voltage is less than the cell-detection threshold, undervoltage detection is disabled for that cell input. If the voltage at the input is 0.7V or greater, undervoltage detection is specified by the state of the UVSEL_ inputs. Overvoltage detection is always enabled for all cell-voltage inputs. The cell-connection detection occurs just before the MAX11080/MAX11081 are fully functional as shown in Figure 12 under NUMBER OF CELLS DETECTED.

TOPSEL Function

The TOPSEL pin is used to indicate to a device whether it is the top device in the daisy-chain stack. The top daisy-chain device is responsible for generating the heartbeat signal at the top of the ALRM_ pin bus. This heartbeat propagates along the chain toward the host. To designate a device as the top device, the TOPSEL pin should be connected to VAA. For all other devices in a daisy-chain, this pin should be connected to AGND. The TOPSEL pin has a weak internal pulldown resistor, but this resistor should not be relied upon as the sole means of setting the TOPSEL logic level. The logic level of the TOPSEL pin is not latched internally at startup and is continuously sampled during operation. The ALRMu input should be connected to GNDu for the top module as good design practice to prevent noise pickup even though the input logic level is ignored.

For a single device or DC-coupled daisy-chain application, the device can be operated in an alarm level mode instead of heartbeat mode by tying TOPSEL to AGND for all devices. In this mode of operation, ALRML passes the signal of ALRMU when the device is not in the alarm state. ALRML drives high when the device is in the alarm state. ALRMU must be tied to GNDU for the topmost device for this application. The following table summarizes the operation of TOPSEL and ALRML for level mode:

TOPSEL	OPSEL ALRMU		RML
TOPSEL	ALNIU	No alarm	Alarm
0	0	ALRM∪	1
1	Х	Heartbeat	1

Internal Self-Test

The MAX11080/MAX11081 perform an internal self-test during power-up according to the linear regulator power-up flowchart (Figure 12). Each overvoltage comparator is tested for the ability to detect an internally generated overvoltage test condition. This is done by using the ground voltage level as the threshold reference in place of the usual threshold level. Figure 8 shows the connection for this test-mode compare level. If all comparators can detect the internally generated overvoltage test event, part operation continues. If any comparator fails to detect the internally generated overvoltage test event, a fault is signaled using the ALRML pin. The device must be power cycled to retest the comparators and attempt to clear this fault condition.

Failure Mode and Effects Analysis

High-voltage battery-pack systems can be subjected to severe stresses during in-service fault conditions and could experience similar conditions during the manufacturing and assembly process. The MAX11080/MAX11081 are designed with high regard to these potential states.

Open and short circuits at the package level must be readily detected for fault diagnosis and should be tolerated whenever possible. A number of circuits are employed within the MAX11080/MAX11081 specifically to detect such conditions and progress to a known device state. Table 3 summarizes other conditions typical in a normal manufacturing process along with their effect on the MAX11080/MAX11081 devices.

See Table 4 for the FMEA analysis of the MAX11080/MAX11081. If the cell voltage is within the monitor range, the heartbeat signal on ALRML resumes once the fault condition (either open or short) is removed, unless otherwise specified.

Table 3. System Fault Modes

CONDITION	EFFECT	DESIGN RECOMMENDATION
PCB or IC package open or short circuit—no stack load	Refer to the pin-level FMEA analysis spreadsheet available from the factory	The built-in features of the MAX11080/MAX11081, should ensure low FMEA risk in most cases.
Random connection of cells to IC—no stack load	No effect	The series resistors on the cell inputs of the MAX11080/MAX11081, as well as the internal design, ensure protection against random power-supply or ground connections.
Random connection of modules— no stack load	No effect	Each module is referenced to its neighbor, so no special connection order is necessary.
Random connect/disconnect of communication bus—no stack load; AC- or DC-coupled	Communication from host to the first break in the daisy-chain bus	The level-shifted interface design of the MAX11080/MAX11081 ensures that the SHDN, GNDU, and ALRM_ communication bus can be connected at any time with no load.
Random connect/disconnect of communication bus—with stack load; AC- or DC-coupled	Communication from host to the first break in the daisy-chain bus	The level-shifted interface design of the MAX11080/MAX11081 ensures that the SHDN, GND _U , ALRM_ communication bus can be connected at any time as long as the power bus is properly connected.
Connect/disconnect module interconnect (bus bar)—no stack load	No effect for DC- or AC-coupled communication bus	A break in the power bus does not cause a problem as long as there is no load on the stack.
Removal/fault of module interconnect (bus bar)—with stack load	No effect for AC-coupled communication bus; device damage for DC-coupled bus	An AC-coupled bus with isolation on the SHDN pin or a redundant bus-bar connection should be used to protect against this case.
Removal/fault of module interconnect (bus bar)—with stack under charge	No effect for AC-coupled communication bus; device damage for DC-coupled bus	An AC-coupled bus with isolation on the SHDN pin or a redundant bus-bar connection should be used to protect against this case.

Table 4. FMEA Analysis (Note 6)

PIN NUMBER	NAME	ACTION	EFFECT
4	DOIN	Open (or Disconnected)	ALRM _L goes high (see Note 7).
1	DCIN	Short to Pin 2	ALRM _L goes high.
0	Open (or Disconnected)		ALRM _L goes high.
2	HV	Short to Pin 3	No effect.
0	NIC	Open (or Disconnected)	No effect.
3	N.C.	Short to Pin 4	No effect.
4	4 C12	Open (or Disconnected)	If open occurs before power-up, the part works as if C12 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C12 to C11 is disabled and is not enabled even if the pin is reconnected. If open occurs after power-up, it is considered a zero voltage input. ALRML goes high when the undervoltage is enabled.
4		Short to Pin 5	 If short occurs before power-up, the part works as if C12 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C12 to C11 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C12 to C11. ALRML goes high when the undervoltage is enabled.
		Open (or Disconnected)	ALRM _L goes high because it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.
5	C11	Short to Pin 6	 If short occurs before power-up, the part works as if C11 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C11 to C10 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C11 to C10. ALRML goes high when the undervoltage is enabled.
		Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.
6	6 C10	Short to Pin 7	 If short occurs before power-up, the part works as if C10 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C10 to C9 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C10 to C9. ALRML goes high when the undervoltage is enabled.
		Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.
7	C9	Short to Pin 8	 If short occurs before power-up, the part works as if C9 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C9 to C8 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C9 to C8. ALRML goes high when the undervoltage is enabled.

Table 4. FMEA Analysis (Note 6) (continued)

PIN NUMBER	NAME	ACTION	EFFECT	
		Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.	
8	C8	Short to Pin 9	 If short occurs before power-up, the part works as if C8 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C8 to C7 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C8 to C7. ALRM_L goes high when the undervoltage is enabled. 	
		Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.	
9	C7	Short to Pin 10	 If short occurs before power-up, the part works as if C7 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C7 to C6 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C7 to C6. ALRML goes high when the undervoltage is enabled. 	
		Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.	
10	C6	Short to Pin 11	 If short occurs before power-up, the part works as if C6 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C6 to C5 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C6 to C5. ALRM_L goes high when the undervoltage is enabled. 	
		Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.	
11 C5	Short to Pin 12	 If short occurs before power-up, the part works as if C5 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C5 to C4 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C5 to C4. ALRML goes high when the undervoltage is enabled. 		
		Оре	Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.
12	C4	Short to Pin 13	 If short occurs before power-up, the part works as if C4 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C4 to C3 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C4 to C3. ALRML goes high when the undervoltage is enabled. 	

Table 4. FMEA Analysis (Note 6) (continued)

PIN NUMBER	NAME	ACTION	EFFECT
13	C3	Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.
		Short to Pin 14	 If short occurs before power-up, the part works as if C3 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C3 to C2 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C5 to C4. ALRML goes high when the undervoltage is enabled.
14	C2	Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.
		Short to Pin 15	 If short occurs before power-up, the part works as if C2 does not exist because the internal circuit detects the situation and assumes it is what the application intended to do. The monitoring of C2 to C1 is disabled and is not enabled even if the short is removed. If short occurs after power-up, the situation is treated as a zero voltage input for C2 to C1. ALRML goes high when the undervoltage is enabled.
15	C1	Open (or Disconnected)	ALRM _L goes high as it causes an overvoltage to the affected input pair even if the overvoltage is set to the maximum.
		Short to Pin 16	ALRM _L goes high irrespective of whether undervoltage is enabled/disabled and before <i>and</i> after power-up.
16	CO	Open (or Disconnected)	No effect.
		Short to Pin 17	 If pin 17 is tied to V_{AA}, then V_{AA} is shorted to AGND and ALRML goes low. If pin 17 is tied to AGND, there is no effect.
17	UVSEL0	Open (or Disconnected)	The pin defaults to low due to the internal pulldown (see Note 8). The effect depends on the intended undervoltage setting.
		Short to Pin 18	 If pin 17 and pin 18 have the same intended value, there is no effect for the short. If pin 17 and pin 18 have a different setting, the V_{AA} is shorted to AGND. ALRM_L goes low.
18	UVSEL1	Open (or Disconnected)	The pin defaults to low due to the internal pulldown (see Note 8). The effect depends on the intended undervoltage setting.
		Short to Pin 19	 If pin 18 and pin 19 have the same intended value, there is no effect for the short. If pin 18 and pin 19 have a different setting, the V_{AA} is shorted to AGND. ALRM_L goes low.
19	UVSEL2	Open (or Disconnected)	The pin defaults to low due to the internal pulldown (see Note 8). The effect depends on the intended undervoltage setting.
		Short to Pin 20	 If pin 19 and pin 20 have the same intended value, there is no effect for the short. If pin 19 and pin 20 have the different setting, the VAA is shorted to. AGND ALRML goes low.