imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

General Description

The MAX11135–MAX11143 are 12-/10-/8-bit with external reference and industry-leading 1.5MHz, full linear bandwidth, high speed, low-power, serial output successive-approximation register (SAR) analog-to-digital converters (ADCs). The MAX11135–MAX11143 include both internal and external clock modes. These devices feature scan mode in both internal and external clock modes. The internal clock mode features internal averaging to increase SNR. The external clock mode features the SampleSet[™] technology, a user-programmable analog input channel sequencer. The SampleSet approach provides greater sequencing flexibility for multichannel applications while alleviating significant microcontroller or DSP (controlling unit) communication overhead.

The internal clock mode features an integrated FIFO allowing data to be sampled at high speeds and then held for readout at any time or at a lower clock rate. Internal averaging is also supported in this mode improving SNR for noisy input signals. The devices feature analog input channels that can be configured to be single-ended inputs, fully differential pairs, or pseudo-differential inputs with respect to one common input. The MAX11135–MAX11143 operate from a 2.35V to 3.6V supply and consume only 4.2mW at 500ksps.

The MAX11135–MAX11143 include AutoShutdown[™], fast wake-up, and a high-speed 3-wire serial interface. The devices feature full power-down mode for optimal power management.

The 8MHz, 3-wire serial interface directly connects to SPI, QSPI™, and MICROWIRE[®] devices without external logic.

Excellent dynamic performance, low voltage, low power, ease of use, and small package size make these converters ideal for portable battery-powered data-acquisition applications, and for other applications that demand low power consumption and small space.

The MAX11135–MAX11143 are available in 28-pin, 5mm x 5mm, TQFN packages and operate over the -40°C to +125°C temperature range.

SampleSet and AutoShutdown are trademarks of Maxim Integrated Products, Inc. QSPI is a trademark of Motorola, Inc. MICROWIRE is registered a trademark of National Semiconductor Corporation.

Ordering Information appears at end of data sheet.

Benefits and Features

- Scan Modes, Internal Averaging, and Internal Clock
- ♦ 16-Entry First-In/First-Out (FIFO)
- SampleSet: User-Defined Channel Sequence with Maximum Length of 256
- Analog Multiplexer with True Differential Track/Hold
 - \diamond 16-/8-/4-Channel Single-Ended
 - ♦ 8-/4-/2-Channel Fully-Differential Pairs
 - ♦ 15-/8-/4-Channel Pseudo-Differential Relative to a Common Input
- Flexible Input Configuration Across All Channels
- High Accuracy
- \diamond ±1 LSB INL, ±1 LSB DNL, No Missing Codes Over Temperature Range
- 70dB SINAD Guaranteed at 250kHz Input Frequency
- ◆ 1.5V to 3.6V Wide Range I/O Supply
 ◇ Allows the Serial Interface to Connect Directly to 1.8V, 2.5V, or 3.3V Digital Systems
- 2.35V to 3.6V Supply Voltage
- ♦ Longer Battery Life for Portable Applications
 ♦ Low Power
 ♦ 4.2mW at 500ksps with 3V Supplies
 - ♦ 2µA Full-Shutdown Current
- External Differential Reference (1V to V_{DD})
- ♦ 8MHz, 3-Wire SPI-/QSPI-/MICROWIRE-/DSP-Compatible Serial Interface
- ♦ Wide -40°C to +125°C Operation
- Space-Saving, 28-Pin, 5mm x 5mm TQFN Packages
- 500ksps Conversion Rate, No Pipeline Delay
- ♦ 12-/10-/8-Bit Resolution

Applications

High-Speed Data Acquisition Systems High-Speed Closed-Loop Systems Industrial Control Systems Medical Instrumentation Battery-Powered Instruments Portable Systems

For related parts and recommended products to use with this part, refer to **www.maxim-ic.com/MAX11135.related**.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +4V
OVDD, AIN0-AIN13, CNVST/AIN14, REF+, REF-/AIN15
to GND0.3V to the lower of (V _{DD} + 0.3V) and +4V
$\overline{\text{CS}},$ SCLK, DIN, DOUT, $\overline{\text{EOC}}$ TO GND0.3V to the lower of
(V _{OVDD} + 0.3V) and +4V
DGND to GND0.3V to +0.3V
Input/Output Current (all pins)50mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
TQFN (derate 34.4mW/°C above +70°C)	2758mW
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA})............29°C/W Junction-to-Case Thermal Resistance (0JC)......2°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS (MAX11135/MAX11136/MAX11137)

(V_{DD} = 2.35V to 3.6V, V_{OVDD} = 1.5V to 3.6V, f_{SAMPLE} = 500ksps, f_{SCLK} = 8MHz, 50% duty cycle, V_{REF+} = V_{DD}, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY (Notes 3 and 4)			-			
Resolution	RES	12 bit	12			Bits
Integral Nonlinearity	INL				±1.0	LSB
Differential Nonlinearity	DNL	No missing codes			±1.0	LSB
Offset Error				0.7	±2.5	LSB
Gain Error		(Note 5)		-0.5	±4.4	LSB
Offset Error Temperature Coefficient	OE _{TC}			±2		ppm/°C
Gain Temperature Coefficient	GE _{TC}			±0.8		ppm/°C
Channel-to-Channel Offset Matching				±0.5		LSB
Line Rejection	PSR	(Note 6)		±0.4	±1.5	LSB/V
DYNAMIC PERFORMANCE (250	kHz, input s	ine wave) (Notes 3 and 7)				
Signal-to-Noise Plus Distortion	SINAD		70	72.5		dB
Signal-to-Noise Ratio	SNR		70	72.6		dB
Total Harmonic Distortion (Up to the 5th Harmonic)	THD			-87	-78	dB
Spurious-Free Dynamic Range	SFDR		79	88		dB
Intermodulation Distortion	IMD	f ₁ = 249.878kHz, f ₂ = 219.97kHz		-85		dB

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11135/MAX11136/MAX11137) (continued)

PARAMETER	SYMBOL	(CONDITIONS	MIN	ТҮР	MAX	UNITS
		-3dB			50		
Full-Power Bandwidth		-0.1dB			7.5		MHz
Full-Linear Bandwidth		SINAD > 70	dB		1.5		MHz
Crosstalk		249.878kHz channel beii scale 219.97	w full scale of sine wave input to the ng sampled, apply full- 7kHz sine wave signal to lected input channels		-88		dB
CONVERSION RATE							
Power-Up Time	t _{PU}	Conversion	cycle, external clock			2	Cycles
Acquisition Time	t _{ACQ}				312		ns
		Internally clo	ocked (Note 8)		5.9		μs
Conversion Time	t _{CONV}	Externally cl 16 cycles (N	ocked, f _{SCLK} = 8MHz, lote 8)	2000			ns
External Clock Frequency	fsclk			0.16		8	MHz
Aperture Delay					8		ns
Aperture Jitter		RMS			30		ps
ANALOG INPUT							
		Unipolar (sir differential)	ngle-ended and pseudo	0		V _{REF+}	
Input Voltage Range	V _{INA}	Bipolar	RANGE bit set to 0	-V _{REF+} /2		V _{REF+} /2	V
		(Note 9)	RANGE bit set to 1	-V _{REF+}		V _{REF+}	
Absolute Input Voltage Range		AIN+, AIN- r	relative to GND	-0.1		V _{REF+} + 0.1	V
Static Input Leakage Current	I _{ILA}	$V_{AIN} = V_{DE}$), GND		-0.1	±1.5	μA
		During acqu RANGE bit :	uisition time, = 0 (Note 10)		15		
Input Capacitance	C _{AIN}		During acquisition time, RANGE bit = 1 (Note 10)		7.5		pF
EXTERNAL REFERENCE INPUT		1				I	
REF- Input Voltage Range	V _{REF-}			-0.3		+1	V
REF+ Input Voltage Range	V _{REF+}			1		V _{DD} + 50mV	V
		$V_{\text{REF}+} = 2.5V, f_{\text{SAMPLE}} = 500$ ksps			36.7		^
REF+ Input Current	I _{REF+}		V, f _{SAMPLE} = 0		0.1		μA

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11135/MAX11136/MAX11137) (continued)

PARAMETER	SYMBOL	СО	NDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL INPUTS (SCLK, DIN, CS	S, CNVST)						
Input Voltage Low	VIL					V _{OVDD} x 0.25	V
Input Voltage High	V _{IH}			V _{OVDD} x 0.75			V
Input Hysteresis	V _{HYST}				V _{OVDD} x 0.15		mV
Input Leakage Current	I _{IN}	$V_{AIN} = 0V \text{ or } V$	/ _{DD}		±0.09	±1.0	μA
Input Capacitance	C _{IN}				3		pF
DIGITAL OUTPUTS (DOUT, EOC	;)						
Output Voltage Low	V _{OL}	$I_{SINK} = 200 \mu A$				V _{OVDD} x 0.15	V
Output Voltage High	V _{OH}	I _{SOURCE} = 200	μA	V _{OVDD} x 0.85			V
Three-State Leakage Current	١L	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			-0.3	±1.5	μA
Three-State Output Capacitance	C _{OUT}	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			4		pF
POWER REQUIREMENTS							
Positive Supply Voltage	V _{DD}			2.35	3.0	3.6	V
Digital I/O Supply Voltage	V _{OVDD}			1.5	3.0	3.6	V
		f _{SAMPLE} = 500	ksps		1.4	2	
Positive Supply Current	IDD	$f_{SAMPLE} = 0$ (5)	00ksps devices)		1		mA
		Full shutdown			0.0015	0.006	
		Normal mode	V _{DD} = 3V, f _{SAMPLE} = 500ksps		4.2		
		(external reference)	V _{DD} = 2.35V, f _{SAMPLE} = 500ksps		3.1		
Power Dissipation			$V_{DD} = 3V,$ $f_{SAMPLE} = 500ksps$		1.5		mW
		AutoStandby	V _{DD} = 2.35V, f _{SAMPLE} = 500ksps		0.9		
		Full/	$V_{DD} = 3V$		4.5		
		AutoShutdown	$V_{DD} = 2.35V$		2.1		μW

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11135/MAX11136/MAX11137) (continued)

 $(V_{DD} = 2.35V \text{ to } 3.6V, V_{OVDD} = 1.5V \text{ to } 3.6V, f_{SAMPLE} = 500 \text{ksps}, f_{SCLK} = 8 \text{MHz}, 50\% \text{ duty cycle}, V_{REF+} = V_{DD}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{unless otherwise noted}$. Typical values are at $T_A = +25^{\circ}\text{C}.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (Fig	ure 1) (Note	e 11)					
SCLK Clock Period	t _{CP}	Externally c	locked conversion	125			ns
SCLK Duty Cycle	tCH			40		60	%
SCLK Fall to DOUT Transition	+	C _{LOAD} =	$V_{OVDD} = 1.5V \text{ to } 2.35V$	4		16.5	
SCLK Fail to DOUT Transition	^t DOT	10pF	$V_{OVDD} = 2.35V \text{ to } 3.6V$	4		15	– ns
16th SCLK Fall to DOUT Disable	t _{DOD}	$C_{LOAD} = 10$	OpF, channel ID on			15	ns
14th SCLK Fall to DOUT Disable		$C_{LOAD} = 10$	OpF, channel ID off			16	ns
SCLK Fall to DOUT Enable	t _{DOE}	$C_{LOAD} = 10$	OpF			14	ns
DIN to SCLK Rise Setup	t _{DS}			4			ns
SCLK Rise to DIN Hold	t _{DH}			1			ns
CS Fall to SCLK Fall Setup	tCSS			4			ns
SCLK Fall to \overline{CS} Fall Hold	tCSH			1			ns
CNVST Pulse Width	t _{CSW}	See Figure	6	5			ns
$\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ Rise to $\overline{\text{EOC}}$ Low (Note 7)	t _{CNV_INT}	See Figure	7, f _{SAMPLE} = 500ksps		5.3	6.2	μs
CS Pulse Width	tCSBW			5			ns

ELECTRICAL CHARACTERISTICS (MAX11138/MAX11139/MAX11140)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY (Notes 3 and 4)	•					
Resolution	RES	10 bit	10			Bits
Integral Nonlinearity	INL				±0.4	LSB
Differential Nonlinearity	DNL	No missing codes			±0.4	LSB
Offset Error				0.5	±1.0	LSB
Gain Error		(Note 5)		-0.2	±1.1	LSB
Offset Error Temperature Coefficient	OE _{TC}			±2		ppm/°C
Gain Temperature Coefficient	GE _{TC}			±0.8		ppm/°C
Channel-to-Channel Offset Matching				±0.5		LSB
Line Rejection	PSR	(Note 6)		±0.1	±0.3	LSB/V

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11138/MAX11139/MAX11140) (continued)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	ТҮР	MAX	UNITS	
DYNAMIC PERFORMANCE (250	kHz, input s	ine wave) (Notes	3 and 7)					
Signal-to-Noise Plus Distortion	SINAD			61	61.7		dB	
Signal-to-Noise Ratio	SNR				61.7		dB	
Total Harmonic Distortion (Up to the 5th Harmonic)	THD				-86	-76	dB	
Spurious-Free Dynamic Range	SFDR			77	85		dB	
Intermodulation Distortion	IMD	f ₁ = 249.878kHz,	f ₂ = 219.97kHz		-84		dB	
		-3dB			50		MHz	
Full-Power Bandwidth		-0.1dB			7.5		MHz	
Full-Linear Bandwidth		SINAD > 61dB			1.5		MHz	
Crosstalk		-0.5dB below full- 249.878kHz sine- channel being sa scale 219.97kHz all 15 nonselected		-88		dB		
CONVERSION RATE		L						
Power-Up Time	t _{PU}	Conversion cycle	, external clock			2	Cycles	
Acquisition Time	t _{ACQ}				312		ns	
Conversion Time		Internally clocked	f _{SAMPLE} = 500ksps (Note 8)		5.9		μs	
Conversion nime	^t CONV	Externally clocked 16 cycles (Note 8		2000			ns	
External Clock Frequency	f _{SCLK}			0.16		8	MHz	
Aperture Delay					8		ns	
Aperture Jitter		RMS			30		ps	
ANALOG INPUT								
		Unipolar (single-e differential)	ended and pseudo	0		V _{REF+}		
Input Voltage Range	V _{INA}		RANGE bit set to 0	-V _{REF+} /2		+V _{REF+} /2	V	
		Bipolar (Note 9)	RANGE bit set to 1	-V _{REF+}		+V _{REF+}	-	
Absolute Input Voltage Range		AIN+, AIN- relative to GND		-0.1		V _{REF+} + 0.1	V	
Static Input Leakage Current	I _{ILA}	$V_{AIN} = V_{DD}, GN$	D		-0.1	±1.5	μA	
			During acquisition time, RANGE bit = 0 (Note 10)		15			
Input Capacitance	C _{AIN}	During acquisition RANGE bit = 1 (N			7.5		pF	

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11138/MAX11139/MAX11140) (continued)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS
EXTERNAL REFERENCE INPUT	1	I					1
REF- Input Voltage Range	V _{REF-}			-0.3		+1	V
REF+ Input Voltage Range	V _{REF+}			1		V _{DD} + 50mV	V
		$V_{REF+} = 2.5V, f$	SAMPLE = 500ksps		36.7		μA
REF+ Input Current	I _{REF+}	$V_{\text{REF+}} = 2.5 \text{V}, \text{ f}$	SAMPLE = 0		0.1		μA
DIGITAL INPUTS (SCLK, DIN, CS	, CNVST)						
Input Voltage Low	VIL					V _{OVDD} x 0.25	V
Input Voltage High	VIH			V _{OVDD} x 0.75			V
Input Hysteresis	V _{HYST}				V _{OVDD} x 0.15		mV
Input Leakage Current	I _{IN}	$V_{AIN} = 0V \text{ or } V$	DD		±0.09	±1.0	μΑ
Input Capacitance	C _{IN}				3		рF
DIGITAL OUTPUTS (DOUT, EOC)						
Output Voltage Low	V _{OL}	I _{SINK} = 200μA				V _{OVDD} x 0.15	V
Output Voltage High	V _{OH}	I _{SOURCE} = 200	μΑ	V _{OVDD} x 0.85			V
Three-State Leakage Current	١L	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			-0.3	±1.5	μA
Three-State Output Capacitance	C _{OUT}	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			4		pF
POWER REQUIREMENTS							
Positive Supply Voltage	V _{DD}			2.35	3.0	3.6	V
Digital I/O Supply Voltage	V _{OVDD}			1.5	3.0	3.6	V
		f _{SAMPLE} = 500k	ksps		1.4	2	
Positive Supply Current	I _{DD}	$f_{SAMPLE} = 0$ (50	00ksps devices)		1		mA
		Full shutdown			0.0015	0.006	
		Normal mode	V _{DD} = 3V, f _{SAMPLE} = 500ksps		4.2		
		(external reference)	V _{DD} = 2.35V, f _{SAMPLE} = 500ksps		3.1		
Power Dissipation		AutoOtoralla	V _{DD} = 3V, f _{SAMPLE} = 500ksps		1.5		mW
		AutoStandby	V _{DD} = 2.35V, f _{SAMPLE} = 500ksps		0.9		1
		Full/	$V_{DD} = 3V$		4.5		
		AutoShutdown	$V_{DD} = 2.35V$		2.1		μW

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11138/MAX11139/MAX11140)

 $(V_{DD} = 2.35V \text{ to } 3.6V, V_{OVDD} = 1.5V \text{ to } 3.6V, f_{SAMPLE} = 500Ksps, f_{SCLK} = 8MHz, 50\% \text{ duty cycle}, V_{REF+} = V_{DD}, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
TIMING CHARACTERISTICS (Fig	ure 1) (Note	9 11)					
SCLK Clock Period	t _{CP}	Externally c	locked conversion	125			ns
SCLK Duty Cycle	t _{CH}			40		60	%
SCLK Fall to DOUT Transition	t= ==	C _{LOAD} =	$V_{OVDD} = 1.5V$ to 2.35V	4		16.5	ns
	tdot	10pF	$V_{OVDD} = 2.35V \text{ to } 3.6V$	4		15	115
16th SCLK Fall to DOUT Disable	t _{DOD}	$C_{LOAD} = 10$	DpF, channel ID on			15	ns
14th SCLK Fall to DOUT Disable		$C_{LOAD} = 10$	DpF, channel ID off			16	ns
SCLK Fall to DOUT Enable	t _{DOE}	$C_{LOAD} = 10$	$C_{LOAD} = 10 pF$			14	ns
DIN to SCLK Rise Setup	t _{DS}			4			ns
SCLK Rise to DIN Hold	t _{DH}			1			ns
CS Fall to SCLK Fall Setup	t _{CSS}			4			ns
SCLK Fall to $\overline{\text{CS}}$ Fall Hold	t _{CSH}			1			ns
CNVST Pulse Width	t _{CSW}	See Figure	6	5			ns
$\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ Rise to $\overline{\text{EOC}}$ Low (Note 8)	t _{CNV_INT}	See Figure	7, f _{SAMPLE} = 500ksps		5.3	6.2	μs
CS Pulse Width	t _{CSBW}			5			ns

ELECTRICAL CHARACTERISTICS (MAX11141/MAX11142/MAX11143)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY (Notes 3 and 4)						
Resolution	RES	8 bit	8			Bits
Integral Nonlinearity	INL			±0.02	±0.15	LSB
Differential Nonlinearity	DNL	No missing codes		±0.02	±0.15	LSB
Offset Error				0.5	±0.7	LSB
Gain Error		(Note 5)		-0.03	±0.3	LSB
Offset Error Temperature Coefficient	OE _{TC}			±2		ppm/°C
Gain Temperature Coefficient	GE _{TC}			±0.8		ppm/°C
Channel-to-Channel Offset Matching				±0.5		LSB
Line Rejection	PSR	(Note 6)		+0.03	±0.1	LSB/V

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11141/MAX11142/MAX11143) (continued)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (250	kHz, input sir	ne wave) (Notes 3 and	d 7)				
Signal-to-Noise Plus Distortion	SINAD			49	49.6		dB
Signal-to-Noise Ratio	SNR			49	49.6		dB
Total Harmonic Distortion (Up to the 5th Harmonic)	THD				-77	-65	dB
Spurious-Free Dynamic Range	SFDR			63	69		dB
Intermodulation Distortion	IMD	f ₁ = 249.878kHz, f ₂ =	= 219.97kHz		-75		dB
Full-Power Bandwidth		-3dB			50		MHz
Full-Power Bandwidth		-0.1dB			7.5		MHz
Full-Linear Bandwidth		SINAD > 49dB			1.5		MHz
Crosstalk		wave input to the cha	ale of 249.878kHz sine- annel being sampled; 97kHz sine wave signal input channels		-88		dB
CONVERSION RATE							
Power-Up Time	t _{PU}	Conversion cycle, ex	ternal clock			2	Cycles
Acquisition Time	t _{ACQ}				312		ns
Conversion Time	tconv	Internally clocked	f _{SAMPLE} = 500ksps (Note 8)		5.9		μs
	CONV	Externally clocked, fg cycles (Note 8)	_{SCLK} = 8MHz, 16	2000			ns
External Clock Frequency	fSCLK			0.16		8	MHz
Aperture Delay					8		ns
Aperture Jitter		RMS			30		ps
ANALOG INPUT							
la aut Malta da Danas		Unipolar (single-ended differential)	ed and pseudo	0		V_{REF+}	V
Input Voltage Range	V _{INA}	Ripplar (Nata 0)	RANGE bit set to 0	-V _{REF+} /2	+	-V _{REF+} /2	V
		Bipolar (Note 9)	RANGE bit set to 1	-V _{REF+}		$+V_{REF+}$	
Absolute Input Voltage Range		AIN+, AIN- relative to	AIN+, AIN- relative to GND			V _{REF+} + 0.1	V
Static Input Leakage Current	I _{ILA}	$V_{AIN} = V_{DD}, GND$			-0.1	±1.5	μA
		During acquisition tir RANGE bit = 0 (Note			15		
Input Capacitance	C _{AIN}		During acquisition time, RANGE bit = 1 (Note 10)		7.5		pF

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11141/MAX11142/MAX11143) (continued)

PARAMETER	SYMBOL	CONDIT	MIN	ТҮР	MAX	UNITS	
EXTERNAL REFERENCE INPUT	1						
REF- Input Voltage Range	V _{REF-}			-0.3		+1	V
REF+ Input Voltage Range	V _{REF+}					V _{DD} + 50mV	V
		$V_{\text{REF+}} = 2.5V, f_{\text{SAMPLE}}$	= 500ksps		36.7		μA
REF+ Input Current	IREF+	$V_{\text{REF+}} = 2.5V, f_{\text{SAMPLE}}$	= 0		0.1		μΑ
DIGITAL INPUTS (SCLK, DIN, CS	, CNVST)						
Input Voltage Low	V _{IL}					V _{OVDD} x 0.25	V
Input Voltage High	VIH			V _{OVDD} x 0.75			V
Input Hysteresis	V _{HYST}				V _{OVDD} x 0.15		mV
Input Leakage Current	I _{IN}	$V_{AIN} = 0V \text{ or } V_{DD}$			±0.09	±1.0	μΑ
Input Capacitance	C _{IN}				3		рF
DIGITAL OUTPUTS (DOUT, EOC)						
Output Voltage Low	V _{OL}	I _{SINK} = 200µA				V _{OVDD} x 0.15	V
Output Voltage High	V _{OH}	I _{SOURCE} = 200µA		V _{OVDD} x 0.85			V
Three-State Leakage Current	١L	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			-0.3	±1.5	μΑ
Three-State Output Capacitance	C _{OUT}	$\overline{\text{CS}} = \text{V}_{\text{DD}}$		4		рF	
POWER REQUIREMENTS							
Positive Supply Voltage	V _{DD}			2.35	3.0	3.6	V
Digital I/O Supply Voltage	V _{OVDD}			1.5	3.0	3.6	V
		f _{SAMPLE} = 500ksps			1.4	2	
Positive Supply Current	I _{DD}	$f_{SAMPLE} = 0$		1.0		mA	
Full shutdow		Full shutdown			0.0015	0.006	
		Normal mode (external reference)	$V_{DD} = 3V,$ $f_{SAMPLE} = 500ksps$	4.2			
Power Dissipation			$V_{DD} = 2.35V,$ $f_{SAMPLE} = 500ksps$	3.1			
			$V_{DD} = 3V,$ $f_{SAMPLE} = 500ksps$		1.5		mW
		AutoStandby	$V_{DD} = 2.35V,$ $f_{SAMPLE} = 500ksps$		0.9		
		Full/	$V_{DD} = 3V$		4.5		۱۱/۱/
		AutoShutdown	$V_{DD} = 2.35V$	2.1			— μW

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

ELECTRICAL CHARACTERISTICS (MAX11141/MAX11142/MAX11143) (continued)

 $(V_{DD} = 2.35V \text{ to } 3.6V, V_{OVDD} = 1.5V \text{ to } 3.6V, f_{SAMPLE} = 500 \text{ksps}, f_{SCLK} = 8 \text{MHz}, 50\% \text{ duty cycle}, V_{REF+} = V_{DD}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C},$ unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}.$) (Note 2)

PARAMETER	SYMBOL	CO	MIN	TYP	MAX	UNITS	
TIMING CHARACTERISTICS (Fig	ure 1) (Note	11)					
SCLK Clock Period	t _{CP}	Externally clocked	conversion	125			ns
SCLK Duty Cycle	t _{CH}			40		60	%
SCLK Fall to DOUT Transition		C _{LOAD} = 10pF	$V_{OVDD} = 1.5V \text{ to } 2.35V$	4		16.5	ns
SULK Fail to DOUT Transition	^t dot		$V_{OVDD} = 2.35V \text{ to } 3.6V$	4		15	
16th SCLK Fall to DOUT Disable	t _{DOD}	$C_{LOAD} = 10 pF, ch$	annel ID on			15	ns
14th SCLK Fall to DOUT Disable		$C_{LOAD} = 10 \text{pF}, \text{ ch}$	annel ID off			16	ns
SCLK Fall to DOUT Enable	tDOE	$C_{LOAD} = 10 pF$				14	ns
DIN to SCLK Rise Setup	t _{DS}			4			ns
SCLK Rise to DIN Hold	t _{DH}			1			ns
CS Fall to SCLK Fall Setup	t _{CSS}			4			ns
SCLK Fall to $\overline{\text{CS}}$ Fall Hold	t _{CSH}			1			ns
CNVST Pulse Width	t _{CSW}	See Figure 6	5			ns	
$\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ Rise to $\overline{\text{EOC}}$ Low (Note 8)	t _{CNV_INT}	See Figure 7, f _{SAMPLE} = 500ksps			5.3	6.2	μs
CS Pulse Width	t _{CSBW}						ns

Note 2: Limits are 100% production tested at $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design. **Note 3:** Channel ID disabled.

Note 4: Tested in single-ended mode.

Note 5: Offset nulled.

Note 6: Line rejection $\Delta(D_{OUT})$ with $V_{DD} = 2.35V$ to 3.6V and $V_{REF+} = 2.35V$.

Note 7: Tested and guaranteed with fully differential input.

 Note 8: Conversion time is defined as the number of clock cycles multiplied by the clock period with a 50% duty cycle. Maximum conversion time: 4.73µs + N x 16 x T_{OSC_MAX}. Where N is the number of conversions requested (number of channels scanned, averaged and repeated). T_{OSC_MAX} = 88.2ns, T_{OSC_TYP} = 75ns.

Note 9: The operational input voltage range for each individual input of a differentially configured pair is from V_{DD} to GND. The operational input voltage difference is from -V_{REF+}/2 to +V_{REF+}/2 or -V_{REF+} to +V_{REF+}.

Note 10: See Figure 3 (Equivalent Input Circuit).

Note 11: Guaranteed by characterization.

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs





Figure 1. Detailed Serial-Interface Timing Diagram


Typical Operating Characteristics

(MAX11135ATI+/MAX11136ATI+/MAX11137ATI+, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

(MAX11135ATI+/MAX11136ATI+/MAX11137ATI+, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

(MAX11135ATI+/MAX11136ATI+/MAX11137ATI+, T_A = +25°C, unless otherwise noted.)

 $A_{HD3} = -92.369 dB$

f = 254.4kHz

1

 $A_{HD2} = -104.1 dB.$ f = 500kHz

250kHz SINE-WAVE INPUT

(8192-POINT FFT PLOT)

0


-20


-40


-60

AMPLITUDE (dB)


f_{SAMPLE} = 1Msps f_{IN} = 250kHz







Pin Configurations




500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

Pin Description

			1	
MAX11135 MAX11138 MAX11141 (4 CHANNEL)	MAX11136 MAX11139 MAX11142 (8 CHANNEL)	MAX11137 MAX11140 MAX11143 (16 CHANNEL)	NAME	FUNCTION
_	_	26, 27, 28, 1–11	AIN0-AIN13	Analog Inputs
	26, 27, 28, 1–5	—	AIN0-AIN7	Analog Inputs
26, 27, 28, 1	—		AIN0-AIN3	Analog Inputs
2–11	6–11	—	GND	Ground
_	_	12	CNVST/ AIN14	Active-Low Conversion Start Input/Analog Input 14
12	12		CNVST	Active-Low Conversion Start Input
_	_	13	REF-/ AIN15	External Differential Reference Negative Input /Analog Input 15
13	13		REF-	External Differential Reference Negative Input
14, 16	14, 16	14, 16	GND	Ground
15	15	15	REF+	External Positive Reference Input. Apply a reference voltage at REF+. Bypass to GND with a 0.47μ F capacitor.
17, 18	17, 18	17, 18	V _{DD}	Power-Supply Input. Bypass to GND with a 10μ F in parallel with a 0.1μ F capacitors.
19	19	19	SCLK	Serial Clock Input. Clocks data in and out of the serial interface
20	20	20	CS	Active-Low Chip Select Input. When \overline{CS} is low, the serial interface is enabled. When \overline{CS} is high, DOUT is high impedance or three-state.
21	21	21	DIN	Serial Data Input. DIN data is latched into the serial interface on the rising edge of SCLK.
22	22	22	DGND	Digital I/O Ground
23	23	23	OVDD	Interface Digital Power-Supply Input. Bypass to GND with a 10μ F in parallel with a 0.1μ F capacitors.
24	24	24	DOUT	Serial Data Output. Data is clocked out on the falling edge of SCLK. When $\overline{\text{CS}}$ is high, DOUT is high impedance or three-state.
25	25	25	EOC	End of Conversion Output. Data is valid after EOC pulls low (Internal clock mode only).
_	_		EP	Exposed Pad. Connect EP directly to GND plane for guaranteed performance.

Functional Diagram



Detailed Description

The MAX11135–MAX11143 are 12-/10-/8-bit with external reference and industry-leading 1.5MHz, full linear bandwidth, high-speed, low-power, serial output successive-approximation register (SAR) analog-to-digital converters (ADC). These devices feature scan mode, internal averaging to increase SNR, and AutoShutdown.

The external clock mode features the SampleSet technology, a user-programmable analog input channel sequencer. The user may define and load a unique sequencing pattern into the ADC allowing both high- and low-frequency inputs to be converted without interface activity. This feature frees the controlling unit for other tasks while lowering overall system noise and power consumption.

The MAX11135–MAX11143 includes internal clock. The internal clock mode features an integrated FIFO, allowing

data to be sampled at high speed and then held for readout at any time or at a lower clock rate. Internal averaging is also supported in this mode improving SNR for noisy input signals. All input channels are configurable for single-ended, fully differential or pseudo-differential inputs in unipolar or bipolar mode. The MAX11135–MAX11143 operate from a 2.35V to 3.6V supply and consume only 4.2mW at 500ksps.

The MAX11135–MAX11143 include AutoShutdown, fast wake-up, and a high-speed 3-wire serial interface. The devices feature full power-down mode for optimal power management.

Data is converted from analog voltage sources in a variety of channel and data-acquisition configurations. Microprocessor (μ P) control is made easy through a 3-wire SPI-/QSPI-/MICROWIRE-compatible serial interface.

Input Bandwidth

The ADC's input-tracking circuitry features a 1.5MHz, small-signal, full-linear bandwidth to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. Anti-alias filtering of the input signals is necessary to avoid high-frequency signals aliasing into the frequency band of interest.

3-Wire Serial Interface

The MAX11135–MAX11143 feature a serial interface compatible with SPI/QSPI and MICROWIRE devices. For SPI/QSPI, ensure the CPU serial interface runs in master mode to generate the serial clock signal. Select the SCLK frequency of 8MHz or less, and set clock polarity (CPOL) and phase (CPHA) in the μ P control registers to the same value. The MAX11135–MAX11143 operate with SCLK idling high, and thus operate with CPOL = CPHA = 1.

Set $\overline{\text{CS}}$ low to latch input data at DIN on the rising edge of SCLK. Output data at DOUT is updated on the falling

edge of SCLK. A high-to-low transition on \overline{CS} samples the analog inputs and initiates a new frame. A frame is defined as the time between two falling edges of \overline{CS} . There is a minimum of 16 bits per frame. The serial data input, DIN, carries data into the control registers clocked in by the rising edge of SCLK. The serial data output, DOUT, delivers the conversion results and is clocked out by the falling edge of SCLK. DOUT is a 16-bit data word containing a 4-bit channel address, followed by a 12-bit conversion result led by the MSB when CHAN_ID is set to 1 in the ADC Mode Control register (Figure 2a). In this mode, keep the clock high for at least one full SCLK period before the \overline{CS} falling edge to ensure best performance (Figure 2b). When CHAN ID is set to 0 (external clock mode only), the 16-bit data word includes a leading zero and the 12-bit conversion result is followed by 3 trailing zeros (Figure 2c). In the 10-bit ADC, the last 2 LSBs are set to 0. In the 8-bit ADC, the last 4 LSBs are set to 0.




Figure 2a. External Clock Mode Timing Diagram with CHAN_ID=1




Figure 2b. External Clock Mode Timing Diagram with CHAN_ID=1 for Best Performance

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs




Figure 2c. External Clock Timing Diagram with CHAN_ID=0

Single-Ended, Differential, and Pseudo-Differential Input

The MAX11135–MAX11143 include up to 16 analog input channels that can be configured to 16 single-ended inputs, 8 fully differential pairs, or 15 pseudo-differential inputs with respect to one common input (REF-/AIN15 is the common input).

The analog input range is 0V to V_{REF+} in single-ended and pseudo-differential mode (unipolar) and \pm V_{REF+}/2 or \pm V_{REF+} in fully differential mode (bipolar) depending on the RANGE register settings. See <u>Table 7</u> for the RANGE register setting.

Unipolar mode sets the differential input range from 0 to V_{REF+} . If the positive analog input swings below the negative analog input in unipolar mode, the digital output code is zero. Selecting bipolar mode sets the differential input range to $\pm V_{REF+}/2$ or $\pm V_{REF+}$ depending on the RANGE register settings (Table 7).

In single-ended mode, the ADC always operates in unipolar mode. The analog inputs are internally referenced to GND with a full-scale input range from 0 to V_{REF+} . Single-ended conversions are internally referenced to GND (Figure 3).

The MAX11135–MAX11143 feature 15 pseudo differential inputs by setting the PDIFF_COM bits in the Unipolar register to 1 (<u>Table 10</u>). The 15 analog input signals inputs are referenced to a DC signal applied to the REF-/AIN15.




Figure 3. Equivalent Input Circuit

Fully Differential Reference (REF+, REF-)

When the reference is used in fully differential mode (REFSEL = 1), the full-scale range is set by the difference between REF+ and REF-. The output clips if the input signal surpasses this reference range.

ADC Transfer Function

The output format of the MAX11135–MAX11143 is straight binary in unipolar mode and two's complement in bipolar mode. The code transitions midway between successive integer LSB values, such as 0.5 LSB, 1.5 LSB. Figure 4 and Figure 5 show the unipolar and bipolar transfer function, respectively. Output coding is binary, with 1 LSB = $V_{\text{REF}+}/4096$.

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs




Figure 4. Unipolar Transfer Function for 12-Bit Resolution

Internal FIFO

The MAX11135–MAX11143 contain a FIFO buffer that can hold up to 16 ADC results. This allows the ADC to handle multiple internally clocked conversions without tying up the serial bus. If the FIFO is filled and further conversions are requested without reading from the FIFO, the oldest ADC results are overwritten by the new ADC results. Each result contains 2 bytes, with the MSB preceded by four leading channel address bits. After each falling edge of \overline{CS} , the oldest available byte of data is available at DOUT. When the FIFO is empty, DOUT is zero.

External Clock

In external clock mode, the analog inputs are sampled at the falling edge of \overline{CS} . Serial clock (SCLK) is used to perform the conversion. The sequencer reads in the channel to be converted from the serial data input (DIN) at each frame. The conversion results are sent to the serial output (DOUT) at the next frame.

Internal Clock

The MAX11135–MAX11143 operate from an internal oscillator, which is accurate within ±15% of the 13.33MHz nominal clock rate. Request internally timed conversions by writing the appropriate sequence to the ADC Mode




Figure 5. Bipolar Transfer Function for 12-Bit Resolution

Control register (Table 2). The wake-up, acquisition, conversion, and shutdown sequences are initiated through CNVST and are performed automatically using the internal oscillator. Results are added to the internal FIFO.

With $\overline{\text{CS}}$ high, initiate a scan by setting $\overline{\text{CNVST}}$ low for at least 5ns before pulling it high (Figure 6). Then, the MAX11135–MAX11143 wake up, scan all requested channels, store the results in the FIFO, and shut down. After the scan is complete, $\overline{\text{EOC}}$ is pulled low and the results are available in the FIFO. Wait until $\overline{\text{EOC}}$ goes low before pulling $\overline{\text{CS}}$ low to communicate with the serial interface. $\overline{\text{EOC}}$ stays low until $\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ is pulled low again. Do not initiate a second $\overline{\text{CNVST}}$ before $\overline{\text{EOC}}$ goes low; otherwise, the FIFO may become corrupted.

Alternatively, set SWCNV to 1 in the ADC Mode Control register to initiate conversions with \overline{CS} rising edge instead of cycling \overline{CNVST} (Table 2). For proper operation, \overline{CS} must be held low for 17 clock cycles to guarantee that the device interprets the SWCNV setting. A delay is initiated at the rising edge of \overline{CS} and the conversion is started when the delay times out. Upon completing the conversion, this bit is reset to 0 (Figure 7). Apply a soft reset when changing from internal to external clock mode: RESET[1:0] = 10.

500ksps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs




Figure 6. Internal Conversions with \overline{CNVST} (N = Up to 512 Conversions: 16 Channels x 32Avg/Channel = 512)




Figure 7. Internal Conversions with SWCNV (N = Up to 512 Conversions: 16 Channels x 32Avg/Channel = 512)

Analog Input

The MAX11135–MAX11143 produce a digital output that corresponds to the analog input voltage as long as the analog inputs are within the specified operating range. Internal protection diodes confine the analog input voltage within the region of the analog power input rails (V_{DD}, GND) and allow the analog input voltage to swing from GND - 0.3V to V_{DD} + 0.3V without damaging the device. Input voltages beyond GND - 0.3V and V_{DD} + 0.3V forward bias the internal protection diodes. Limit the forward diode current to less than 50mA to avoid damage to the MAX11135–MAX11143.

When writing to the ADC Configuration register, set ECHO to 1 in ADC Configuration register to echo back the configuration data onto DOUT at time n+1 (Figure 8, Table 6).

Scan Modes

ECHO

The MAX11135–MAX11143 feature nine scan modes (Table 3).

Manual Mode The next channel to be selected is identified in each SPI frame. The conversion results are sent out in the next frame. The manual mode works with the external clock only. The FIFO is unused.

Repeat Mode Repeat scanning channel N for number of times and store all the conversion results in the FIFO. The number of scans is programmed in the ADC Configuration register. The repeat mode works with the internal clock only.

Custom_Int and Custom_Ext

In Custom_Int and Custom_Ext modes, the device scans preprogrammed channels in ascending order. The channels to be scanned in sequence are programmed in the Custom Scan0 or Custom Scan1 registers. A new I/P MUX is selected every frame on the thirteenth falling edge of SCLK. Custom_Int works with the internal clock. Custom_Ext works with the external clock.

Standard_Int and Standard_Ext

In Standard_Int and Standard_Ext modes, the device scans channels 0 through N in ascending order where N is the last channel specified in the ADC Mode Control register. A new I/P MUX is selected every frame on the thirteenth falling edge of SCLK. Standard_Int works with the internal clock. Standard_Ext works with the external clock.

Upper_Int and Upper_Ext

In Upper_Int and Upper_Ext modes, the device scans channels N through 15/11/7/3 in ascending order where N is the first channel specified in the ADC Mode Control register. A new I/P MUX is selected every frame on the thirteenth falling edge of SCLK. Upper_Int works with the internal clock. Upper_Ext works with the external clock.

SampleSet

The SampleSet mode of operation allows the definition of a unique channel sequence combination with maximum length of 256. SampleSet is supported only in the external clock mode. SampleSet is ideally suited for multichannel measurement applications where some analog inputs must be converted more often than others.

The SampleSet approach provides greater sequencing flexibility for multichannel applications while alleviating significant microcontroller or DSP (controlling unit) communication overhead. SampleSet technology allows the user to exploit available ADC input bandwidth without need for constant communication between the ADC and controlling unit. The user may define and load a unique sequencing pattern into the ADC allowing both high- and low-frequency inputs to be converted appropriately without interface activity. With the unique sequence loaded




Figure 8. Echo Back the Configuration Data

into ADC memory, the pattern may be repeated indefinitely or changed at any time.

For example, the maximum throughput of MAX11135– MAX11143 is 500ksps. Traditional ADC scan modes allow up to 16-channel conversions in ascending order. In this case, the effective throughput per channel is 500ksps/16 channel or 31.25ksps. The maximum input frequency that the ADC can resolve (Nyquist Theorem) is 15.625kHz. If all 16 channels must be measured, with some channels having greater than 15.625kHz input frequency, the user must revert back to manual mode requiring constant communication on the serial interface. SampleSet technology solves this problem. Figure 9 provides a SampleSet use-model example.




Figure 9. SampleSet Use-Model Example

Averaging Mode

In averaging mode, the device performs the specified number of conversions and returns the average for each requested result in the FIFO. The averaging mode works with internal clock only.

Scan Modes and Unipolar/Bipolar Setting

When the Unipolar or Bipolar registers are configured as pseudo-differential or fully differential, the analog input pairs are repeated in this automated mode. For example, if N is set to 15 to scan all 16 channels and all analog input pairs are configured for fully-differential conversion, the ADC converts the channels twice. In this case, the user may avoid dual conversions on input pairs by implementing Manual mode or using Custom_Int or Custom_Ext scan modes.

Register Descriptions

The MAX11135–MAX11143 communicate between the internal registers and the external circuitry through the SPI-/QSPI-compatible serial interface. <u>Table 1</u> details the register access and control. <u>Table 2</u> through <u>Table 14</u> detail the various functions and configurations.

For ADC mode control, set bit 15 of the register code identification to zero. The ADC Mode Control register determines when and under what scan condition the ADC operates.

To set the ADC data configuration, set the bit 15 of the register code identification to one.

REGISTER NAME		REGISTER	$DIN \equiv DATA INPUTS$			
REGISTER NAME	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT[10:0]
ADC Mode Control	0	DIN	DIN	DIN	DIN	DIN
ADC Configuration	1	0	0	0	0	DIN
Unipolar	1	0	0	0	1	DIN
Bipolar	1	0	0	1	0	DIN
RANGE	1	0	0	1	1	DIN
Custom Scan0	1	0	1	0	0	DIN
Custom Scan1	1	0	1	0	1	DIN
SampleSet	1	0	1	1	0	DIN
Reserved. Do not use.	1	1	1	1	1	DIN

Table 1. Register Access and Control

Table 2. ADC Mode Control Register

BIT NAME	BIT	DEFAULT STATE	FUNCTION					
REG_CNTL	15	0	Set to 0 to sele	Set to 0 to select the ADC Mode Control register				
SCAN[3:0]	14:11	0001	ADC Scan Con	trol register (Tab	ole 3)			
CHSEL[3:0]	10:7	0000	Analog Input Channel Select register (Table 4). See Table 3 to determine which modes use CHSEL[3:0] for the channel scan instruction.					
			RESET1	RESET0	FUNCTION			
			0	0	No reset			
RESET[1:0] 6:5 00	00	0	1	Reset the FIFO only (resets to zero)				
	1	1 0 Reset all registers to default settings (i						
			1	1	Unused			

BIT NAME	BIT	DEFAULT STATE	FUNCTION
PM[1:0]	4:3	00	Power Management Modes (Table 5). In external clock mode, PM[1:0] selects between normal mode and various power-down modes of operation.
CHAN_ID	2	0	External Clock Mode. Channel address is always present in internal clock mode. Set to 1, DOUT is a 16-bit data word containing a 4-bit channel address, followed by a 12-bit conversion result led by the MSB.
SWCNV	1	0	Set to 1 to initiate conversions with the rising edge of \overline{CS} instead of cycling \overline{CNVST} (internal clock mode only). This bit is used for the internal clock mode only and must be reasserted in the ADC mode control, if another conversion is desired.
	0	0	Unused

Table 2. ADC Mode Control Register (continued)

Table 3. ADC Scan Control

SCAN3	SCAN2	SCAN1	SCAN0	MODE NAME	FUNCTION				
0	0	0	0	N/A	Continue to operate in the previously selected mode. Ignore data on bits [10:0]. This feature is provided so that DIN can be held low when no changes are required in the ADC Mode Control register. Bits [6:3, 1] can be still written without changing the scan mode properties.				
				The next channel to be selected is identified in each SPI frame. The conversion results are sent out in the next frame.					
0	0		1	Manual	Manual Clock mode: External clock only Channel scan/sequence: Single channel per frame				
0	0 0 0	0							
					Channel selection: See Table 4, CHSEL[3:0]				
					Averaging: No				
				Scans channel N repeatedly. The FIFO stores 4, 8, 12, or 16 conversion results for channel N.					
0	0	4		Repeat	Clock mode: Internal clock only				
0	0		0		Channel scan/sequence: Single channel per frame				
					Channel selection: See Table 4, CHSEL[3:0]				
					Averaging: Yes				
				Standard_Int	Scans channels 0 through N. The FIFO stores N conversion results.				
		0 1	1 1		Clock mode: Internal clock				
0	0				Channel scan/sequence: N channels in ascending order				
					Channel selection: See Table 4, CHSEL[3:0] determines channel N				
					Averaging: Yes				