mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Evaluates: MAX11261

General Description

The MAX11261PMB peripheral module (Pmod[™]) provides the necessary hardware to interface to the MAX11261, a 24-bit, 6-channel, 16ksps, integrated PGA delta-sigma ADC to any system that utilizes Pmod-compatible expansion ports configurable for I²C communication. The peripheral module includes a graphical user interface (GUI) that provides communication from the target device to the PC through the USB2PMB2#. The peripheral module can operate in multiple modes:

Using USB2PMB2# Adapter: In "standalone" mode, the peripheral module is connected to the PC through a USB2PMB2# adapter board and performs a subset of the complete peripheral module functions with limitations for sample rate, sample size, and no support for coherent sampling.

User-Supplied I²C Mode: The peripheral module provides a 12-pin Pmod-style header for user-supplied I²C interface to connect the signals for SCL, SDA, RSTB, and RDYB.


Ordering Information appears at end of data sheet.

The peripheral module includes Windows XP[®], Windows[®] 7, Windows 8.1, and Windows 10-compatible software for exercising the features of the IC. The peripheral module GUI allows different sample sizes, adjustable sampling rates, internal or external reference options, and graphing software that includes the FFT and histogram of the sampled signals.

The peripheral module can be powered by a local +3.3V supply and comes installed with a MAX11261ENX+ in a 36-bump wafer-level package (WLP).

Features

- Various Sample Sizes and Sample Rates
- Time Domain, Frequency Domain, and Histogram Plotting
- On-Board Voltage Reference (MAX6071)
- Proven PCB Layout
- Fully Assembled and Tested



MAX11261 EV Board Photo

Windows are registered trademarks and registered service marks of Microsoft Corporation.



Evaluates: MAX11261

Quick Start

Required Equipment

- MAX11261PMB1 EV kit (includes micro-USB cable)
- USB2PMB2 USB to I²C interface board
- Windows PC

Note: In the following sections, software-related items are identified by bolding. Text in **bold** refers to items directly from the EV kit software. Text in **bold and underlined** refers to items from the Windows operating system.

Procedure

The EV kit is fully assembled and tested. Follow the steps below to verify board operation:

- Visit <u>http://www.maximintegrated.com</u> and search for MAX11261 product page. Click on the **Design Resources** tab. The software associated with this part will be listed under **Software**.
- 2) Connect the MAX11261PMB1 board to the USB-2PMB2 board.
- Connect the USB cable from the PC to the USB2PMB2 board. Windows may require some time to install its device driver.
- Open the EV kit GUI, MAX11261EVKit.exe and select Device→MAX11261PMB option (or MAX11261PMB).
- 5) In the center of the **Configuration** tab, inside the **Delta-Sigma Modulator** block, set **Conversion Mode** to **Single Continuous** and then click **Convert** and **Read All**. The status will be updated with the measurement data. See <u>Figure 1</u>.
- 6) On the Scope tab, click Capture. A data sample is collected and plotted on the graph. The frequency spectrum can be viewed on the FFT tab. The Scope, DMM, Histogram, and FFT tabs support data capture for Single Continuous mode.
- In the center of the Configuration tab, inside the Delta-Sigma Modulator block, set Conversion Mode to Continuous and then click Convert and Read All.
- 8) On the Scope tab, click Capture. A data sample is collected and plotted on the graph. The frequency spectrum can be viewed on the FFT tab. The Single Continuous and Continuous modes support different sets of sample rates. The Scope, DMM, Histogram, and FFT tabs support data capture for Continuous mode.
- 9) In the center of the **Configuration** tab, inside the

Delta-Sigma Modulator block, set Conversion **Mode** to **Single Cycle** and then click **Convert** and **Read All**. (**Note:** The Scope, DMM, Histogram, and FFT tabs do not support data capture for Single Cycle mode, so the **Capture** button will be disabled in this mode.)

- 10) In the **Scan Mode** tab, inside **Read Data** group, click **Scan** to ensure that the Conversion mode has been set to Single Cycle.
- 11) In the **Sequence Settings** group, click **Enable All Channels** to configure channels CH0-CH5 to be scanned in order, with GPO0-5 assigned to individual channels. The channels can be scanned in any order, and the GPO's can be assigned in any order.
- 12) Set **Sequence Mode** to **Mode 2** or **Mode 3**, then click **Scan** to perform a scan and **Read Data** to read the data. Mode 2 and Mode 3 perform a single scan each time Scan is clicked, but Mode 4 scans perpetually until another mode is selected.
- 13) Set Sequence Mode to Mode 4, click Touch Detect Demo then click Scan. The registers will be configured for comparator mode 10 to trigger on a level change exceeding ±4096 LSB. Whenever the RDYB interrupt is asserted, the GUI will read the data and update its display.

Detailed Description of Software

The main window of the peripheral module software contains seven tabs: Configuration, Scope, DMM, Histogram, FFT, Scan Mode, and Registers. The Configuration tab provides control for the ADC configuration including calibration and data capture. The other six tabs are used for evaluating the data captured by the ADC.

The Scope, DMM, Histogram, and FFT tabs support data capture for Continuous and Single Continuous conversion modes (Sequence Mode 1). When in Single Cycle mode, the Capture button is disabled.

The Scan Mode tab supports data capture for Conversion Mode = Single Cycle, Sequence Mode = Mode 1, 2, 3, or 4.

Evaluating Single Conversions (Sequence Mode 1)

In the **Configuration** tab, when **Conversion Mode** is set to **Single Cycle** or **Single Continuous**, conversions can be performed by clicking **Convert** followed by **Read Data** and **Status**.

Note: The Scope, DMM, Histogram, and FFT tabs require using **Continuous** or **Single Continuous** Conversion Mode instead of Single Cycle mode.

Evaluates: MAX11261

Evaluating Continuous Conversions (SEQ Mode 1)

In SEQ Mode 1, with Continuous conversion, the Scope, Histogram, and FFT tabs can be used to capture data.

Evaluating I²C SCLK Rates

Different I²C clock rates can be selected from the menu **Options** \rightarrow **I2**C \rightarrow **SCLK Rate**. Be sure to set the SEQ register SIF_FREQ bits to the right range for the selected clock rate.

Evaluating I²C Voltage Levels

Different l²C voltage levels can be selected from the menu **Options** \rightarrow **I2C** \rightarrow **Voltage**. When selecting 1.8V operation, install a shunt at J7 and disable the CAPREG LDO.

Evaluating Sequence Modes 2 (01) and 3 (10)

In Single Cycle Conversion mode, Sequence Mode 2 (01) and Mode 3 (10) can be evaluated using the Scan Mode tab.

In the **Scan Mode** tab, inside **Read Data** group, click **Scan** to ensure that the Conversion mode has been set to Single Cycle.

In the **Sequence Settings** group, click **Enable All Channels** to configure channels CH0-CH5 to be scanned in order, with GPO0-5 assigned to individual channels. The channels can be scanned in any order, and the GPO's can be assigned in any order.

Set **Sequence Mode** to **Mode 2 (01)** or **Mode 3 (10)**; then click **Scan** to perform a scan and **Read Dat**a to read the data. Mode 2 and mode 3 perform a single scan each time **Scan** is clicked.

Evaluating Sequence Mode 4 (11)

In Single Cycle Conversion mode, Sequence Mode 4 (11) can be evaluated using the Scan Mode tab.

In the **Scan Mode** tab, inside **Read Data** group, click **Scan** to ensure that the Conversion mode has been set to Single Cycle.

In the **Sequence Settings** group, click **Touch Detect Demo** to configure channels CH0-CH5 to be scanned in order, with GPO0-5 assigned to individual channels, set CMP mode 10, and set the limit registers to default values. The channels can be scanned in any order, and the GPO's can be assigned in any order.

Set **Sequence Mode** to **Mode 4 (11)**; then click **Scan** to perform a scan and **Read Data** to read the data.

Mode 4 scans perpetually until another mode is selected.

When Mode 4 is active, the software responds to RDYB hardware pin low, by performing **Read Data** and clearing the interrupt status. The channel Out-of-Range status bit indicates that a touch event happened on that channel (the internal high-pass filtered data exceeded the configured threshold).

ADC Calibration

Two types of software calibration for offset and gain are available: self-calibration and system calibration. The primary mode for calibration is using the drop-down list to select a calibration mode, followed by clicking the **Calibrate** button. The checkboxes for **Self Offset**, **Self Gain**, **System Offset**, and **System Gain** allow for the user to enable or disable the calibration values. The calibration values can also be changed manually by entering a hex value in the numeric box.

Evaluating the PGA (Programmable Gain Amplifier)

Using the internal PGA requires performing System Offset / System Gain calibration.

On the **Configuration** Tab, under **Calibration**, make sure "**Internal Values**" is selected instead of "Interface Values".

Self Offset/Gain, **Calibrate**, **Read All**; verify that Self Offset and Self Gain values have changed slightly.

After selecting Input Path = PGA 1V/V: On the **Configuration** Tab, under **Calibration**, make sure **System Offset** and **System Gain** are checked (enabled).

Apply 0.0V to the input, select **System Offset** and **Calibrate**. Then **Read All** and verify the System Offset value changed.

Apply full-scale 2.490V to the input, select **System Gain** and **Calibrate**. Then **Read All** and verify the System Offset value changed. Note: if the Status register shows Data Overrange or Sys Gain Overrange, you will need to slightly reduce the fullscale input voltage and try again.




Figure 1. MAX11261 EV Kit Configuration Window




Figure 2. MAX11261 EV Kit Scope Window

	gram FFT Scan Mode Registers				
Channel 0 -	Average		Channel 0		
Sample Rate (SPS)			Maximum 1254.8739 mV		
	1254.7822	mV			
Number of Samples	1207.1022	IIIV	Minimum 1254.6912 mV		
Display Unit	Standard Deviation Before Avera	ging	Fundamental Frequency (Hz) 59.6		
			29.6		
Average Samples	0.0258	mV			
	0.0200	111.V			
Resolution Selection					
	Standard Deviation After Averagi	Standard Deviation After Averaging			
Remove DC Offset	0.0050	× /			
	0.0258	mV			
	Capture	Auto Capture			
	Capture				
atus Log			Clear Lo		
eadingCapture complete ead Complete					
eadingCapture complete					

Figure 3. MAX11261 EV Kit DMM Window




Figure 4. MAX11261 EV Kit Histogram Window




Figure 5. MAX11261 EV Kit FFT Window

Configuration	Scope	DMM	Histogram	FFT Sc	an Mode Register	s Edge Sense Demo			
Read Data								Touch Detect Der	no
Display Unit		Channel	Data	New Da	ata Out-of-Range	Status			B/INTB interrupts when touch detected.
LSB	*	0	-75	0	0	3F009	4 h	Click Stop to en CH0 touch -> we	d SEQ Mode 4 (11) touch detect demo.
Sample Rate (sps)	1	- 4 83			O No	GPO Error	CH1 touch -> m	arketing popup window
1000	Ŧ	2	-72				Order Error	CH2 touch -> cl CH3 touch -> (a	
Scan		3	-60	0	0		Scan Error	CH4 touch -> (a	ction tbd)
Devil D -	88	4	-66	0	0			CH5 touch -> (a	
Read Dat	a	5	-62			No	Error		
1	1		_		100 GPO4 💌 03				MUX Delay (µs)
2	, v		<u> </u>		101 GPO5 • 02				
2	V	4	-	2	000 GPO0 🗾 0;	dfff6a 0x000096			0 ± Enable
3	U 10		1	V	001 GPO1 - 0	dfff6a 0x000096			CMP Mode HPF:FREQ
10000		5	-						
3			* *	and the second s	010 GPO2 _ 0;	dfff6a 0x000096			10 + 3 +

Figure 6. MAX11261 EV Kit Scan Mode Window

Evaluates: MAX11261

onfiguration	Scope DMN	1 Histogram	FFT	Scan	Mode Regi	sters			
Registers							Command	Byte	
Read	All						0	± h	Conversion Mode
			_		ription: STAT R				Register Access Mode
Address	Register	Value (Hex)	_	Bit	Name	Description	Sen	d	Register Access Mode
00h	STAT	004093				For sequencer mode 1, this bit when set to '1' indicates that a new conversion result is available. A complete	Bit	Name	Description
01h	CTRL1	80		B[0]	RDY	read of the FIFO Register will reset this bit to '0'. This	B[3:0]	RATE[3:0]	Data Rate for conversion
02h	CTRL2	20	- 1	503		bit is invalid in sequencer mode 2, 3, or 4. The function			00 = unused
03h	CTRL3	60				of this bit is redundant and is duplicated by the RDYB INTB pin.	B[5:4]	MODE[1:0]	01 = power down 10 = calibration
04h	SEQ	0001	- 1			This bit is set to '1' when a signal measurement is in			11 = Sequence mode
05h	CHMAP1	000000		DIAL	MSTAT	progress. This indicates that a conversion,		0	Set to 0 for conversion
06h	CHMAP0	000000		B[1]	MSTAT	selfcalibration, or system calibration is in progress and that the modulator is busy. When the modulator is not	B[6]		mode
07h	DELAY	010000				converting, this bit will be set to '0'.	B[7]	START	START = 1
08h	LIMIT_LOW0	000000	- 1			These bits indicate the state of the MAX11261.			
09h	LIMIT_LOW1	000000		B[3:2]	PDSTAT	00= CONVERSION PDSTAT 01= SLEEP			
0Ah	LIMIT_LOW2	000000		0[3.2]		10= STANDBY (default)			
0Bh	LIMIT_LOW3	000000	-			11= RESET			
0Ch	LIMIT_LOW4	000000				These bits indicate the conversion rate that corresponds to the result in the FIFO registers or the rate that was			
0Dh	LIMIT_LOW5	000000	-	B[7:4]	RATE3	used for calibration coefficient calculation. The			
0Eh	SOC	FFFFED				corresponding RATE[3:0] is only valid until the FIFO			
0Fh	SGC	8080DB				registers are read. This bit indicates if the modulator detected an analog			
10h	SCOC	FFFFE6		Drm	400	overrange condition from having the input signal level			
11h	SCGC	BD97F1	•	B[8]	AOR	greater than the reference voltage. This check for			
Note: doubl	e click "Value" co	lumn to edit							
atus Log									Clear Log
DCReadRegis	ster 0x1e LIMIT H	IGH5 = 0x000000)						
ead Complete	-								
ead Complete ead Complete									

Figure 7. MAX11261 EV Kit Registers Window

Detailed Description of Hardware

U1, the MAX11261, is a 6-channel, 24-bit delta-sigma ADC with I2C Interface. Connect analog inputs to header J3 or terminal block J11 (these are equivalent). Set the common-mode level using jumper J2. Open-drain digital output control signals GPO[0:5] are provided on header J9 along with the SYNC and RDYB signals.

U2, the MAX8610, is a low-dropout linear regulator that provides the 3.0V AVDD supply.

U3 and U4 are MAX6071, which provides the 2.500V $V_{\mbox{REF}}$ reference voltage and the 1.250V $V_{\mbox{COM}}$ common-mode voltage.

The EV kit includes the USB2PMB2 master for all I²C communication. Header J10 provides probe access to the signals on the PMOD interface connector J1.

Table 1. Jumper Functions

JUMPER	STATE	FUNCTION
	1-2*/1-2*	Select address 0x30
	1-2/1-3	Select address 0x31
	1-2/1-4	Select address 0x33
	1-3/1-2	Select address 0x34
JMP1/JMP2	1-3/1-3	Select address 0x35
	1-3/1-4	Select address 0x37
	1-4/1-2	Select address 0x3C
	1-4/1-3	Select address 0x3D
	1-4/1-4	Select address 0x3F
J2	1-2	Use MAX6071 as VCOM
JZ	2-3*	Use GND as VCOM
J4	1-2*	Select +3.3V for DVDD
J4	Open	Select user-provided supply for DVDD at J4-1
J5	1-2*	Select +3.0V for AVDD
JD	Open	Select user-provided supply for DVDD at J5-1
16	1-2*	Select GND for AVSS
J6	Open	Select user-provided supply for AVSS at J6-1
J7	Open*	Use internal 1.8V subregulator if DVDD ≥ 2.0V
JI	1-2	Use DVDD for internal logic if DVDD $\leq 2.0V$
J8	1-2*	Select VREF from the on-board MAX6071 as the voltage reference
Jõ	2-3	Select AVDD as the voltage reference

*Default

J1 is the PMOD header J3 is an input header J9 is the GP0[0:5]/SYNC/RDYB header J10 is the SCL/SDA/RDYB/RSTB header

J11 is an input terminal block

Ordering Information

PART	ТҮРЕ
MAX11261SYS1#	EV Kit

#Denotes RoHS compliant.

ITEM	QTY	REF DES	Var Status	MAXINV	MFG PART #	MFG	VALUE	DESCRIPTION
		C1, C8, C12,		20-0001U-				CAPACITOR; SMT (0603); CERAMIC CHIP; 1UF; 35V; TOL=10%; TG=-55
1	7	C19-C21, C27	Pref	BA46	C1608X7R1V105K080AC	TDK	1UF	DEGC TO +125 DEGC; TC=X7R
					GRM1555C1H102JA01;			CAPACITOR; SMT (0402); CERAMIC CHIP; 1000PF; 50V; TOL=5%; TG=-55
2	7	C2-C7, C25	Pref	20-1000P-27	C1005C0G1H102J050	MURATA; TDK	1000PF	DEGC TO +125 DEGC
								CAPACITOR; SMT (0603); CERAMIC CHIP; 0.1UF; 50V; TOL=10%; TG=-55
		C9, C11, C15-			C0603C104K5RAC;			DEGC TO +125 DEGC; TC=X7R;NOTE: NOT RECOMMENDED FOR NEW
3	7	C17, C23, C26	Pref	20-000U1-91	C1608X7R1H104K	KEMET; TDK	0.1UF	DESIGN USE 20-000u1-01
	-							CAPACITOR; SMT (0603); CERAMIC CHIP; 0.01UF; 25V; TOL=5%; MODEL=;
4	2		Pref	20-00U01-R0	C1608C0G1E103J	TDK	0.01UF	TG=-55 DEGC TO +125 DEGC; TC=C0G
_		C13, C14,	. .	~ ~ ~ ~ ~ ~ ~ ~		701/		CAPACITOR; SMT (0805); CERAMIC CHIP; 4.7UF; 25V; TOL=10%; MODEL=;
5	4	C22, C24	Pref	20-004U7-63 01-	C2012X7R1E475K125AB	TDK	4.7UF	TG=-55 DEGC TO +125 DEGC; TC=X7R
				TSW10608SD			TOW 106 09 C	CONNECTOR; THROUGH HOLE; DOUBLE ROW; RIGHT ANGLE; 12PINS;
6	1	J1	Pref	RA12P-17	TOW/ 400 00 C D DA	SAMTEC	D-RA	THIS PART IS DEDICATED FOR PMOD PERIPHERAL BOARD
0	- 1	JI	Piel	01-	TSW-106-08-S-D-RA	SAMITEC	D-RA	THIS PART IS DEDICATED FOR PMOD PERIPHERAL BOARD
				PCC03SAAN3				CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT
7	2	J2. J8	Pref	P-21	PCC03SAAN	SULLINS	PCC03SAAN	THROUGH; 3PINS; -65 DEGC TO +125 DEGC
- /	2	J2, J0	FIEI	01-	FCC03SAAN	SULLINS	FCC035AAN	THROUGH, SPINS, -05 DEGC TO +125 DEGC
				PBC12SAAN1		ELECTRONIC		CONNECTOR: MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT; 12PINS; -
8	1	J3	Pref	2P-21	PBC12SAAN	S CORP.	PBC12SAAN	65 DEGC TO +125 DEGC
		55		01-	T BOIZOAAN	0.00141.	I DOTZOARN	03 BEGG 10 1123 BEGG
				PCC02SAAN2				CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT
9	4	J4-J7	Pref	P-21	PCC02SAAN	SULLINS	PCC02SAAN	THROUGH; 2PINS; -65 DEGC TO +125 DEGC
	-	04 07		01-	1 00020/011	SULLINS	1 00020/011	
				PBC09SAAN9		ELECTRONIC		CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT; 9PINS; -
10	1	J9	Pref	P-21	PBC09SAAN	S CORP	PBC09SAAN	65 DEGC TO +125 DEGC
				01-		SULLINS	1 20000, 1 41	
				PBC06SAAN6		ELECTRONIC		CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT; 6PINS; -
11	1	J10	Pref	P-21	PBC06SAAN	S CORP.	PBC06SAAN	65 DEGC TO +125 DEGC
				01-		ON-SHORE		
				OSTVN12A15		TECHNOLOG	OSTVN12A15	CONNECTOR; FEMALE; THROUGH HOLE; SCREW TYPE; GREEN
12	1	J11	Pref	012P-25	OSTVN12A150	Y INC	0	TERMINAL BLOCK; RIGHT ANGLE; 12PINS
				01-				
				222840434P-				CONNECTOR; MALE; THROUGH HOLE; FLAT VERTICAL BREAKAWAY;
13	2		Pref	21	22-28-4043	MOLEX	22-28-4043	STRAIGHT; 4PINS
		R1-R6, R34,						
14	8	R35	Pref	80-0028R-24	ERJ-3EKF28R0V	PANASONIC	28	RESISTOR; 0603; 28 OHM; 1%; 100PPM; 0.10W; THICK FILM
15	12	R7-R18	Pref	80-0001M-23	CRCW04021M00FK	VISHAY DALE	1M	RESISTOR; 0402; 1M; 1%; 100PPM; 0.0625W; THICK FILM
	10	B (0 B 0 0	. .		CRCW040210R0FK;			
16	12	R19-R30	Pref	80-0010R-23	9C04021A10R0FL	VISHAY DALE	10	RESISTOR; 0402; 10 OHM; 1%; 100PPM; 0.0625W; THICK FILM
47	4	D24	Deef	00.01001/.01		DALE/PANAS	1001	RECISTOR: 0002: 400//: 40/: 400RDM: 0 400//: TUIC// FUM
17	1	R31	Pref	80-0100K-24	3EKF1003	ONIC	100K	RESISTOR; 0603; 100K; 1%; 100PPM; 0.10W; THICK FILM
18	2	D 22 D22	Pref	80-002K2-24	CRCW06022K20EK		2.24	RESISTOR 0602 2 2K OHM 18/ 100RRM 0 10W/ THICK F" M
10	2	R32, R33	Fiel	80-002K2-24 02-	CRCW06032K20FK	VISHAY DALE	2.2ñ	RESISTOR, 0603, 2.2K OHM, 1%, 100PPM, 0.10W, THICK FILM
				JMPFS1100B-				TEST POINT; JUMPER; STR; TOTAL LENGTH=0.24IN; BLACK;
19	7	SU1-SU7	Pref	00	SX1100-B	KYCON	SX1100-B	INSULATION=PBT;PHOSPHOR BRONZE CONTACT=GOLD PLATED
13	'	301-307	1161	00	0/1100-0	IN CON	5X1100-D	INSOLATION-I DI, FILOSFILON DINONZE CONTACT-GOLD FLATED
1				02-				TEST POINT; PIN DIA=0.1IN; TOTAL LENGTH=0.3IN; BOARD HOLE=0.04IN;
				TPMINI5000-				RED; PHOSPHOR BRONZE WIRE SILVER PLATE FINISH; RECOMMENDED
20	3	TP1, TP3, TP7	Pref	00	5000	KEYSTONE	N/A	FOR BOARD THICKNESS=0.062IN; NOT FOR COLD TEST
20	Ŭ	,,,		~~	3000		,	
				02-				TEST POINT; PIN DIA=0.1IN; TOTAL LENGTH=0.3IN; BOARD HOLE=0.04IN;
				TPMINI5001-				BLACK: PHOSPHOR BRONZE WIRE SILVER PLATE FINISH:
21	3	TP2, TP5, TP6	Pref	00	5001	KEYSTONE	N/A	RECOMMENDED FOR BOARD THICKNESS=0.062IN; NOT FOR COLD TEST
	-	, 0, // 0						


				1		1	1	
22	1	TP4	Pref	02- TPMINI5004- 00	5004	KEYSTONE	N/A	TEST POINT; PIN DIA=0.1IN; TOTAL LENGTH=0.3IN; BOARD HOLE=0.04IN; YELLOW; PHOSPHOR BRONZE WIRE SILVER PLATE FINISH; RECOMMENDED FOR BOARD THICKNESS=0.062IN; NOT FOR COLD TEST
23	1	U1	Pref		MAX11261ENX+	MAXIM	MAX11261EN X+	EVKIT PART - IC; MAX11261ENX+; 6-CHANNEL; 24-BIT; DELTA-SIGMA ADC; PACKAGE OUTLINE DRAWING: 21-0742; PACKAGE CODE: N362B2+2
24	1	U2	Pref		MAX8510EXK30+	MAXIM	MAX8510EXK 30+	IC; VREG; ULTRA-LOW-NOISE; HIGH PSRR; LOW-DROPOUT; 0.12A LINEAR REGULATOR; SC70-5
25	1	U3	Pref		MAX6071AAUT25+	MAXIM	MAX6071AAU T25+	IC; VREF; LOW NOISE; HIGH-PRECISION SERIES VOLTAGE REFERENCE; SOT23-6
26	1	U4	Pref	10- MAX6071AAU T12-U	MAX6071AAUT12+	MAXIM	MAX6071AAU T12+	IC; VREF; LOW-NOISE; HIGH-PRECISION SERIES VOLTAGE REFERENCE; SOT23-6
27	1	PCB	-	N/A	MAX11261PMB_APPS_A	MAXIM	PCB	PCB:MAX11261PMB_APPS_A
TOTAL	94							
DO NOT	PURCH	IASE(DNP)						
ITEM	QTY	REF DES	Var Status	MAXINV	MFG PART #	MFG	VALUE	DESCRIPTION
TOTAL	0							
				PACKOU	IT (These are purchased part	s but not assem	bled on PCB and	d will be shipped with PCB)
						MANUFACTU		
ITEM	QTY		Var Status	MAXINV	MFG PART #	RER	VALUE	DESCRIPTION
1	1		Pref	88-00711-SML	88-00711-SML	N/A	N/A	BOX;SMALL BROWN 9 3/16X7X1 1/4 - PACKOUT
2	1	PACKOUT_BO X	Pref		87-02162-00	N/A	N/A	ESD BAG;BAG;STATIC SHIELD ZIP 4inX6in;W/ESD LOGO - PACKOUT
3	1		Pref	85-MAXKIT- PNK	85-MAXKIT-PNK	N/A	N/A	PINK FOAM;FOAM;ANTI-STATIC PE 12inX12inX5MM - PACKOUT
4	1		Pref	EVINSERT	EVINSERT	N/A	N/A	WEB INSTRUCTIONS FOR MAXIM DATA SHEET
5 TOTAL	1	PACKOUT_BO X	Pref	85-84003-006	85-84003-006	N/A	N/A	LABEL(EV KIT BOX) - PACKOUT


MAX11261 EV Kit Bill of Materials (continued)

TOTAL 5

Evaluates: MAX11261


MAX11261 Evaluation Kit






MAX11261 EV Kit PCB Layout Diagrams

MAX11261 EV PCB Top Silkscreen




MAX11261EV PCB Top Layer




MAX11261 EV Kit PCB Layout Diagrams (continued)

MAX11261EV PCB Layer 2




MAX11261EV PCB Layer 3



MAX11261 EV Kit PCB Layout Diagrams (continued)

MAX11261EV PCB Layer 2



MAX11261EV PCB Bottom Silkscreen

Evaluates: MAX11261

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	3/18	Initial release	—

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.