# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **General Description**

The MAX11301 integrates a PIXI<sup>™</sup>, 12-bit, multichannel, analog-to-digital converter (ADC) and a 12-bit, multichannel, buffered digital-to-analog converter (DAC) in a single integrated circuit. This device offers 20 mixed-signal high-voltage, bipolar ports, which are configurable as an ADC analog input, a DAC analog output, a general purpose input (GPI), a general-purpose output (GPO), or an analog switch terminal. One internal and two external temperature sensors track junction and environmental temperature. Adjacent pairs of ports are configurable as a logic-level translator for open-drain devices or an analog switch.

PIXI ports provide highly flexible hardware configuration for 12-bit mixed-signal applications. The MAX11301 is best suited for applications that demand a mixture of analog and digital functions. Each port is individually configurable with up to four selectable voltage ranges within -10V to +10V.

The MAX11301 allows for the averaging of 2, 4, 8, 16, 32, 64, or 128 ADC samples from each ADC-configured port to improve noise performance. A DAC-configured output port can drive up to 25mA. The GPIO ports can be programmed to user-defined logic levels, and a GPI coupled with a GPO forms a logic-level translator.

Internal and external temperature measurements monitor programmable conditions of minimum and maximum temperature limits, using the interrupt to notify the host if one or more conditions occur. The temperature measurement results are made available through the serial interface.

The MAX11301 features an internal, low-noise 2.5V voltage reference and provides the option to use external voltage references with separate inputs for the DAC and ADC. The MAX11301 uses a 400kHz I<sup>2</sup>C-compatible serial interface, operating from a 5V analog supply and a 1.8V to 5.0V digital supply. The PIXI port supply voltages operate from a wide -12.0V to +12.0V.

The MAX11301 is available in a 40-pin TQFN, 6mm x 6mm package or a 48-pin TQFP, 9mm x 9mm package specified over the -40°C to +105°C temperature range.

#### **Applications**

- Base-Station RF Power Device Bias Controllers
- System Supervision and Control
- Power-Supply Monitoring
- Industrial Control and Automation
- Control for Optical Components

#### **Benefits and Features**

- 20 Configurable Mixed-Signal Ports Maximize Design Flexibility Across Platforms
  - Up to 20 12-Bit ADC Inputs
    - Single-Ended, Differential, or Pseudo-Differential
    - Range Options: 0 to 2.5V, ±5V, 0 to +10V, -10V to 0V
    - Programmable Sample Averaging Per ADC Port
    - Unique Voltage Reference for Each ADC PIXI Port
  - Up to 20 12-Bit DAC Outputs
    - Range Options: ±5V, 0 to +10V, -10V to 0V
    - 25mA Current Drive Capability with Overcurrent Protection
  - Up to 20 General-Purpose Digital I/Os
    - o to +5V GPI Input Range
    - 0 to +2.5V GPI Programmable Threshold Range
    - o to +10V GPO Programmable Output Range
    - Logic-Level Shifting Between Any Two Pins
  - 60Ω Analog Switch Between Adjacent PIXI Ports
  - Internal/External Temperature Sensors, ±1°C Accuracy
- Adapts to Specific Application Requirements and Allows for Easy Reconfiguration as System Needs Change
- Configurability of Functions Enables Optimized PCB Layout
- Reduces BOM Cost with Fewer Components in Small Footprint
  - 36mm<sup>2</sup> 40-Pin TQFN
  - 49mm<sup>2</sup> 48-Pin TQFP

#### Ordering Information appears at end of data sheet.


For related parts and recommended products to use with this part, refer to <u>www.maximintegrated.com/MAX11301.related</u>.

PIXI is a trademark of Maxim Integrated Products, Inc..



# PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### **Functional Diagram**



## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Absolute Maximum Ratings**

DVDD to DGND	-0.3V to +6V
AVDD to AGND	-0.3V to +6V
AVDDIO to AVSSIO	-0.3V to +25V
AVDDIO to AGND	-0.3V to +17V
AVSSIO to AGND	14V to +0.3V
AGND to AGND1	-0.3V to +0.3V
AGND to DGND	0.3V to +0.3V
AGND1 to DGND	0.3V to +0.3V
(PORT0 to PORT19) to AGND	
or -14V to min of (	V <sub>AVDDIO</sub> + 0.3V) or +17V
(PORT0 to PORT19) to AGND (GPI a	and Bidirectional Level
Translator Modes)0.3V to m	
CNVT to DGND0.3V to min of	of (V <sub>DVDD</sub> + 0.3V) or +6V
INT to DGND	0.3V to +6V
(SDA, SCL) to DGND	
(AD0, AD1) to DGND0.3V to min	of (V <sub>DVDD</sub> + 0.3V) or +6V

DAC and ADC Reference Pins to AGND (DAC_REF, ADC_INT_REF, ADC_EXT_REF)0.3V to min of
(V <sub>AVDD</sub> +0.3V) or +4V
Temperature Sensor Pins
(D0N, D0P, D1N, D1P) to AGND0.3V to min of
(V <sub>AVDD</sub> + 0.3V) or +6V
Current into Any PORT Pin100mA
Current into Any Other Pin Except Supplies
and Ground
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) (Multilayer board)
TQFN (derate 37mW/°C above +70°C)2963mW
TQFP (derate 36.2mW/°C above +70°C)
Operating Temperature Range40°C to +105°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Package Thermal Characteristics (Note 1)

TQFN

Junction-to-Case Thermal Resistance  $(\theta_{JC})$ .....1°C/W Junction-to-Ambient Thermal Resistance  $(\theta_{JA})$ .....27°C/W

TQFP

Junction-to-Case Thermal Resistance  $(\theta_{JC})$ ......2°C/W Junction-to-Ambient Thermal Resistance  $(\theta_{JA})$ ......27.6°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

#### **Electrical Characteristics**

#### ADC Electrical Specifications

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
DC ACCURACY (Note 3)									
Resolution				12			Bits		
Integral Nonlinearity		INL				±2.5	LSB		
Differential Nonlinearity		DNL	No missing codes over temperature			±1	LSB		
Offset Error					±0.5	±8	LSB		
Offset Error Drift					±0.002		LSB/ºC		
Gain Error						±11	LSB		
Gain Error Drift					±0.01		LSB/ºC		
Channel-to-Channel C Matching	Offset				1		LSB		
Channel-to-Channel Matching	Gain				2		LSB		

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Electrical Characteristics (continued)**

#### **ADC Electrical Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400 \text{ksps}, 10V \text{ analog input range set to range 1 (0 to +10V)}. T_A = -40^{\circ}\text{C to +105}^{\circ}\text{C}, unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (SIN	IGLE-ENDED	INPUTS)				
Signal-to-Noise Plus Distortion	SINAD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		70		dB
Signal to Noise	SNR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		71		dB
Total Harmonic Distortion	THD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		-75		dB
Spurious-Free Dynamic Range	SFDR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		75		dB
Crosstalk				-85		dB
DYNAMIC PERFORMANCE (DIF	FERENTIAL	NPUTS)				
Signal-to-Noise Plus Distortion	SINAD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		71		dB
Signal to Noise	SNR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		72		dB
Total Harmonic Distortion	THD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		-82		dB
Spurious-Free Dynamic Range	SFDR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		82		dB
Crosstalk				-85		dB
CONVERSION RATE		<u>`</u>				
		ADCCONV[1:0] = 00		200		
Throughput (Note 4)		ADCCONV[1:0] = 01		250		kene
(Note 4)		ADCCONV[1:0] = 10		333		ksps
		ADCCONV[1:0] = 11		400		
		ADCCONV[1:0] = 00		3.5		
Acquisition Time	t	ADCCONV[1:0] = 01		2.5		
Acquisition nine	tACQ	ADCCONV[1:0] = 10		1.5		μs
		ADCCONV[1:0] = 11		1.0		
ANALOG INPUT (All Ports)						
		Range 1	0		10	
Absolute Input Voltage (Note 5)	\/	Range 2	-5		+5	v
Absolute Input Voltage (Note 5)	V <sub>PORT</sub>	Range 3	-10		0	v
		Range 4	0		2.5	
Input Resistance		Range 1, 2, 3	70	100	130	kΩ
		Range 4	50	75	100	kΩ

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **REF Electrical Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V$ (Internal), f<sub>S</sub> = 400ksps, 10V analog input range set to range 1 (0 to +10V). T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC INTERNAL REFERENCE						
Reference Output Voltage		Internal references at T <sub>A</sub> = +25°C	2.494	2.5	2.506	V
REF Output Tempco (Note 6)	T <sub>C-VREF</sub>			±10	±25	ppm/°C
Capacitor Bypass at ADC_INT_ REF			4.7		10	μF
DAC INTERNAL REFERENCE	•					
Reference Output Voltage		Internal references at T <sub>A</sub> = +25°C	2.494	2.5	2.506	V
REF Output Tempco (Note 6)	T <sub>C-VREF</sub>			±10	±25	ppm/°C
Capacitor Bypass at DAC_REF			4.7		10	μF
ADC EXTERNAL REFERENCE						
Reference Input Range			2		2.75	V
DAC EXTERNAL REFERENCE						
Reference Input Range			1.25		2.5	V

#### **GPIO Electrical Specifications**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_{S} = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_{A} = -40°C to +105°C, unless otherwise noted. Typical values are at T_{A} = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GPIO EXCEPT IN BIDIRECTIONA	L LEVEL TF	RANSLATION MODE				
Programmable Input Logic Threshold	V <sub>ITH</sub>		0.3		V <sub>DACREF</sub>	V
Input High Voltage	$v_{\rm IH}$		V <sub>ITH</sub> + 0.3			V
Input Low Voltage	V <sub>IL</sub>				V <sub>ITH</sub> - 0.3	V
Hysteresis				±30		mV
Programmable Output Logic Level	V <sub>OLVL</sub>		0		4 x V <sub>DACREF</sub>	V
Propagation Delay from GPI Input to GPO Output in Unidirectional Level Translating Mode		Midscale threshold-5V logic swing		2		μs
BIDIRECTIONAL LEVEL TRANSL	ATION PATH	AND ANALOG SWITCH				
Input High Voltage	V <sub>IH</sub>		1			V
Input Low Voltage	V <sub>IL</sub>				0.2	V
On-Resistance		From V <sub>AVSSIO</sub> + 2.50V to V <sub>AVDDIO</sub> - 2.50V			60	Ω
Propagation Delay		$10k\Omega$ pullup resistors to rail in each side. Midvoltage to midvoltage when driving side goes from high to low			1	μs

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **GPIO Electrical Specifications (continued)**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V$ (Internal), f<sub>S</sub> = 400ksps, 10V analog input range set to range 1 (0 to +10V). T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCH						
Turn-On Delay		(Note 7)			400	ns
Turn-Off Delay		(Note 7)			400	ns
On-Time Duration		(Note 7)	1			μs
Off-Time Duration		(Note 7)	1			μs
On-Resistance		From V <sub>AVSSIO</sub> + 2.50V to V <sub>AVDDIO</sub> - 2.50V			60	Ω

#### **DAC Electrical Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY						
Resolution	N		12			Bits
		Range 1	0		+10	
Output Range (Note 5)	V <sub>PORT</sub>	Range 2	-5		+5	V
		Range 3	-10		0	1
Integral Linearity Error	INL	From code 100 to code 3996		±0.5	±1.5	LSB
Differential Linearity Error	DNL			±0.5	±1	LSB
Offset Voltage		At code 100			±20	LSB
Offset Voltage Tempco				15		ppm/°C
Gain Error		From code 100 to code 3996	-0.6		+0.6	% of FS
Gain Error Tempco		From code 100 to code 3996		4		ppm of FS/°C
Power-Supply Rejection Ratio	PSRR			0.4		mV/V
DYNAMIC CHARACTERIST	ics					
Output Voltage Slew Rate	SR			1.6		V/µs
Output Settling Time		To $\pm$ 1 LSB, from 0 to full scale, output load capacitance of 250pF (Note 8)		40		μs
Settling Time After Current- Limit Condition				6		μs
Noise		f = 0.1Hz to 300kHz		3.8		mV <sub>P-P</sub>

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **DAC Electrical Specifications (continued)**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V$ (Internal), f<sub>S</sub> = 400ksps, 10V analog input range set to range 1 (0 to +10V). T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TRACK-AND-HOLD						
Digital Feedthrough				5		nV∙s
Hold Step		(Note 6)		1	6	mV
Droop Rate		(Note 6)		0.3	15	mV/s

#### **Interface Digital IO Electrical Specifications**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 1.62V$  to 5.50V,  $V_{AVDDIO} = +12.0V$ ,  $V_{AGND} = V_{DGND} = 0V$ ,  $V_{AVSSIO} = -2.0V$ ,  $V_{DACREF} = 2.5V$ ,  $V_{ADCREF} = 2.5V$  (Internal), f<sub>S</sub> = 400ksps, 10V analog input range set to range 1 (0 to +10V). T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C IO DC SPECIFICATION						
Input Logic-High Voltage		V <sub>DVDD</sub> = 2.5V to 5.5V	0.7 x V <sub>DVDD</sub>			V
(SDA, SCL, AD0, AD1, CNVT)		V <sub>DVDD</sub> = 1.62V to 2.5V	0.85 x V <sub>DVDD</sub>			v
Input Logic-Low Voltage		V <sub>DVDD</sub> = 2.5V to 5.5V			0.3 x V <sub>DVDD</sub>	V
(SDA, SCL, AD0, AD1, CNVT)		V <sub>DVDD</sub> = 1.62V to 2.5V			0.15 x V <sub>DVDD</sub>	v
Input Leakage Current (SDA, SCL, AD0, AD1, CNVT)			-10		+10	μA
Input Capacitance (SDA, SCL, AD0, AD1, CNVT)				10		pF
Output Logic-Low Voltage (SDA)		I <sub>SNK</sub> = 3mA			0.4	V
Output Logic-Low Voltage (INT)		$I_{SNK}$ = 5mA, $V_{DVDD}$ = 2.5V to 5.5V			0.4	V
Output Logic-Low Voltage (INT)		$I_{SNK}$ = 2mA, $V_{DVDD}$ = 1.62V to 2.5V			0.2	v
I <sup>2</sup> C TIMING REQUIREMENTS (F	ast Mode) (S	ee Figure 1)				
Serial Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Bus Free Time Between STOP and START Condition	t <sub>BUF</sub>		1.3			μs
Hold Time (Repeated) START Condition	<sup>t</sup> HD;STA	After this period, first clock pulse is generated	0.6			μs
SCL Pulse-Width Low	t <sub>LOW</sub>		1.3			μs
SCL Pulse-Width High	t <sub>HIGH</sub>		0.6			μs

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### Interface Digital IO Electrical Specifications (continued)

 $(V_{AVDD} = 5.0V, V_{DVDD} = 1.62 \text{ to } 5.50V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V$ (Internal), f<sub>S</sub> = 400ksps, 10V analog input range set to range 1 (0 to +10V). T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time for Repeated START Condition	t <sub>SU;STA</sub>		0.6			μs
Data Hold Time	t <sub>HD;DAT</sub>		0		900	ns
Data Setup Time	t <sub>SU;DAT</sub>		100			ns
SDA and SCL Receiving Rise Time	tr	(Note 6)	20 x (V <sub>DVDD</sub> /5.5V)		300	ns
SDA and SCL Receiving Fall Time	t <sub>f</sub>	(Note 6)	20 x (V <sub>DVDD</sub> /5.5V)		300	ns
SDA Transmitting Fall Time	t <sub>of</sub>		20 x (V <sub>DVDD</sub> /5.5V)		250	ns
Setup Time for STOP Condition	tsu;sто		0.6			μs
Bus Capacitance Allowed	Cb	V <sub>DVDD</sub> = 2.5V to 5.5V			400	pF
Pulse Width of Suppressed Spike	t <sub>SP</sub>			50		ns




Figure 1. I<sup>2</sup>C Timing

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### Electrical Characteristics

#### **Internal and External Temperature Sensor Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400 \text{ksps}, 10V \text{ analog input range set to range 1 (0 to +10V)}. T_A = -40^{\circ}\text{C to +105^{\circ}\text{C}}, unless otherwise noted. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY						
Accuracy of Internal Sensor		0°C ≤ T <sub>J</sub> ≤ +80°C		±0.3	±2.0	°C
(Notes 6, 9)		-40°C ≤ T <sub>J</sub> ≤ +125°C		±0.7	±5	°C
Accuracy of External Sensor		$0^{\circ}C \le T_{RJ} \le +80^{\circ}C$		±0.3	±2.0	°C
(Notes 6, 9)		$-40^{\circ}C \le T_{RJ} \le +150^{\circ}C$		±1.0	±5	°C
Temperature Measurement Resolution				0.125		°C
	High			68		μA
External Sensor Junction Current	Low			4		μA
External Sensor Junction Current	High	Series resistance cancellation mode		136		μA
External Sensor Junction Current	Low	Series resistance cancellation mode		8		μA
Remote Junction Current Conversion Ratio				17		
D0N/D1N Voltage		Internally generated		0.5		V

#### **Power-Supply Specifications**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
V <sub>AVDD</sub>			4.75		5.25	V	
V <sub>DVDD</sub>			1.62		5.50	V	
V <sub>AVDDIO</sub>			V <sub>AVDD</sub>		15.75	V	
V <sub>AVSSIO</sub>			-12.0		0	V	
V <sub>AVDDIO</sub> to V <sub>AVSSIO</sub>			V <sub>AVDD</sub>		24	V	
		All ports in high impedance		14	18		
		LPEN = 1		11		mA	
IAVDD		All ports in ADC-related modes		17		- mA	
		All ports in DAC-related modes		18			
IDVDD		Serial interface in idle mode			2	μA	
IAVDDIO		All ports in mode 0			150	μA	
IAVSSIO		All ports in mode 0	-400			μA	

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

		ADC RANGE				
		-10V TO 0V	-5V TO +5V	0V TO +10V	0 TO 2.5V	
DAC RANGE	-10V TO 0V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12V	V <sub>AVDDIO</sub> = +10V V <sub>AVSSIO</sub> = -12V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12V	
	-5V TO +5V	V <sub>AVDDIO</sub> = +7V V <sub>AVSSIO</sub> = -10V	V <sub>AVDDIO</sub> = +7V V <sub>AVSSIO</sub> = -7V	V <sub>AVDDIO</sub> = +10V V <sub>AVSSIO</sub> = -7V	V <sub>AVDDIO</sub> = +7V V <sub>AVSSIO</sub> = -7V	
	0V TO +10V	V <sub>AVDDIO</sub> = +12V V <sub>AVSSIO</sub> = -10V	V <sub>AVDDIO</sub> = +12V V <sub>AVSSIO</sub> = -5V	V <sub>AVDDIO</sub> = +12V V <sub>AVSSIO</sub> = -2V	V <sub>AVDDIO</sub> = +12V V <sub>AVSSIO</sub> = -2V	

#### **Recommended VDDIO/VSSIO Supply Selection**

The values of VAVDDIO and VAVSSIO supply voltages depend on the application circuit and the device configuration.

V<sub>AVDDIO</sub> needs to be the maximum of those four values:

- If one or more ports are in mode 3, 4, 5, 6, or 10 (DAC-related modes), V<sub>AVDDIO</sub> must be set, at minimum, to the value of the largest voltage driven by any of the ports set in those modes. For improved linearity, it is recommended to set V<sub>AVDDIO</sub> 2.0V above the largest voltage value.
- If one or more ports are in mode 7, 8, or 9 (ADC-related modes), V<sub>AVDDIO</sub> must be set, at minimum, to the value of the largest voltage applied to any of the ports set in those modes.
- If one or more ports are in mode 11 or 12 (Analog switch-related modes), V<sub>AVDDIO</sub> must be set, at minimum, to 2.0V above the value of the largest voltage applied to any of the ports functioning as analog switch terminals.
- V<sub>AVDDIO</sub> cannot be set lower than V<sub>AVDD</sub>.

V<sub>AVSSIO</sub> needs to be the minimum of those four values:

- If one or more ports are in mode 3, 4, 5, 6, or 10 (DAC-related modes), V<sub>AVSSIO</sub> must be set, at maximum, to the value of the lowest voltage driven by any of the ports set in those modes. For improved linearity, it is recommended to set V<sub>AVSSIO</sub> 2.0V below the lowest voltage value.
- If one or more ports are in mode 7, 8, or 9 (ADC-related modes), V<sub>AVSSIO</sub> must be set, at maximum, to the value
  of the lowest voltage applied to any of the ports set in those modes.
- If one or more ports are in mode 11 or 12 (Analog Switch-related modes), V<sub>AVSSIO</sub> must be set, at maximum, to 2.0V below the value of the lowest voltage applied to any of the ports functioning as analog switch terminals.
- V<sub>AVSSIO</sub> cannot be set higher than V<sub>AGND</sub>.

For example, the MAX11301 can operate with only one voltage supply of 5V ( $\pm$ 5%) connected to AVDD, AVDDIO, and DVDD, and one ground of 0V connected to AGND, DGND, and AVSSIO. However, the level of performance presented in the electrical specifications requires the setting of the supplies connected to AVDDIO and AVSSIO as previously described.

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Common PIXI Electrical Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V$ (Internal), f<sub>S</sub> = 400ksps, 10V analog input range set to range 1 (0 to +10V). T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PIXI PORTS			•			
Input Capacitance		All PIXI ports		20		pF
Input Resistance		All PIXI input pins except ADC mode	50	75	100	kΩ
Startup Time		Between stable supplies and accessing registers			100	ms
HIGH-VOLTAGE OUTPUT DRIVE	R CHARACT	ERISTICS				
Maximum Output Capacitance					250	pF
Output Low Voltage, DAC Mode		Sinking 25mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V			V <sub>AVSSIO</sub> + 1.0	V
Output High Voltage, DAC Mode		Sourcing 25mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V	V <sub>AVDDIO</sub> - 1.5			V
Output Low Voltage, GPO Mode		Sinking 2mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V			V <sub>AVSSIO</sub> + 0.4	V
Output High Voltage, GPO Mode		Sourcing 2mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V	V <sub>AVDDIO</sub> - 0.4			V
Current Limit		Short to AVDDIO		75		mA
Current Limit		Short to AVSSIO		75		mA

**Note 2:** Electrical specifications are production tested at  $T_A = +25^{\circ}$ C. Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^{\circ}$ C.

**Note 3:** DC accuracy specifications are tested for single-ended ADC inputs only.

Note 4: The effective ADC sample rate for port X configured in mode 6, 7, or 8 is:

[ADC sample rate per ADCCONV]/(([number of ports in modes 6,7,8] + [1 if TMPSEL  $\neq$  000]) x [2<sup>#</sup> OF SAMPLES for port X]) **Note 5:** See the *Recommended VDDIO/VSSIO Supply Selection* table for each range. For ports in modes 6, 7, 8, or 9, the voltage applied to those ports must be within the limits of their selected input range, whether in single-ended or differential mode.

Note 6: Specification is guaranteed by design and characterization.

**Note 7:** Switch controlled by GPI-configured port. One switch terminal connected to 0V, the other terminal connected to 5V through a 5mA current source. Timing is measured at the 2.5V transition point. Turn-on and turn-off delays are measured from the edge of the control signal to the 2.5V transition point. Turn-on and turn-off durations are measured between control signal transitions.


**Note 8:** In DAC-related modes, the rate, at which PIXI ports configured in mode 1, 3, 4, 5, 6, or 10 are refreshed, is as follows:  $1/(40\mu s \times [number of ports in modes 1, 3, 4, 5, 6, 10])$ 

Note 9: Typical (TYP) values represent the errors at the extremes of the given temperature range.

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 



## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 




www.maximintegrated.com

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 



## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 




TEMPERATURE (°C)

TEMPERATURE (°C)

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 





## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO


#### **Typical Operating Characteristics (continued)**

(T<sub>A</sub> = +25°C, unless otherwise noted.)











## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### **Pin Configurations**



## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Pin Configurations (continued)**



# PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### **Pin Description**

PIN TQFN TQFP		NAME		
			FUNCTION	
1	2	DGND	Digital Ground	
2	3	DVDD	Positive Digital Supply	
3	4	SDA	Serial Interface Input and Output	
4	5	SCL	Serial Interface Clock Input	
5	6	AD0	Slave Address Bit 0	
6	7	AD1	Slave Address Bit 1	
7	8	ĪNT	Interrupt Open-Drain Output. Active low.	
8	9	CNVT	ADC Trigger Control Input. Active low.	
9	10	ADC_INT_REF	ADC Internal Voltage Reference Output. Connect a bypass capacitor at this pin (4.7 $\mu$ F to 10 $\mu$ F).	
10	11	ADC_EXT_REF	ADC External Voltage Reference Input. Connect a bypass capacitor at this pin (4.7 $\mu$ F to 10 $\mu$ F).	
11	12	DAC_REF	DAC External/Internal Voltage Reference Input. Connect a bypass capacitor at this pin (4.7 $\mu$ F to 10 $\mu$ F).	
12	13	D0P	1st External Temperature Sensor Positive Input	
13	14	D0N	1st External Temperature Sensor Negative Input	
14	15, 16	AVDD	Positive Analog Supply. For TQFP, connect both pins to AVDD.	
15	17, 18	AGND	Analog Ground. For TQFP, connect both pins to AGND.	
16	19	PORT0	Configurable Mixed-Signal Port 0	
17	20	PORT1	Configurable Mixed-Signal Port 1	
18	21	PORT2	Configurable Mixed-Signal Port 2	
19	22	D1P	2nd External Temperature Sensor Positive Input	
20	23	D1N	2nd External Temperature Sensor Negative Input	
21	25	PORT3	Configurable Mixed-Signal Port 3	
22, 33	26, 39	AVDDIO	Analog Positive Supply For Mixed-Signal Ports. Connect both pins to AVDDIO.	
23	27	PORT4	Configurable Mixed-Signal Port 4	
24	28	PORT5	Configurable Mixed-Signal Port 5	
25	30	PORT6	Configurable Mixed-Signal Port 6	
26	31	PORT7	Configurable Mixed-Signal Port 7	
27	32	PORT8	Configurable Mixed-Signal Port 8	
28	33	PORT9	Configurable Mixed-Signal Port 9	
29	35	PORT10	Configurable Mixed-Signal Port 10	
30	36	PORT11	Configurable Mixed-Signal Port 11	
31	37	PORT12	Configurable Mixed-Signal Port 12	
32	38	AGND1	Analog Ground	


# PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

### **Pin Description (continued)**

PIN			FUNCTION	
TQFN	TQFP	NAME	FUNCTION	
34	40	PORT13	Configurable Mixed-Signal Port 13	
35	42	PORT14	Configurable Mixed-Signal Port 14	
36	43	PORT15	Configurable Mixed-Signal Port 15	
37	45	PORT16	Configurable Mixed-Signal Port 16	
38	46	PORT17	Configurable Mixed-Signal Port 17	
39	47	PORT18	Configurable Mixed-Signal Port 18	
40	1	PORT19	Configurable Mixed-Signal Port 19	
_	24, 29, 34, 41, 44, 48	AVSSIO	Analog Negative Supply for Mixed-Signal Ports. For TQFP, connect all pins to AVSSIO.	
_	—	EP	Exposed Pad. For TQFN, connect EP to AVSSIO. For TQFP, connect EP to AGND.	

# PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Typical Application Circuit**



PA Biasing—PIXI Solution

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Detailed Description**

#### **Functional Overview**

The MAX11301 has 20 configurable mixed-signal I/O ports. Each port is independently configured as a DAC output, an ADC, a GPI input, a GPO, or an analog switch terminal. User-controllable parameters are available for each of those configurations. The device offers one internal and two external temperature sensors. The serial interface operates as a Fast Mode I<sup>2</sup>C-compatible interface.

The DAC is used to drive out a voltage defined by the DAC data register of the DAC-configured ports. The DAC uses either an internal or external voltage reference. The selection of the voltage reference is set for all the ports and cannot be configured on a port-by-port basis.

The ADC converts voltages applied to the ADC-configured ports. The ADC can operate in single-ended mode or in differential mode, by which any two ports can form a differential pair. The port configured as the negative input of the ADC can be used by more than one differential ADC input pairs. The ADC uses either an internal or external voltage reference. In some configurations, the ADC uses the DAC voltage reference. The ADC voltage reference selection can be configured on a port-by-port basis.

Interrupts provide the host with the occurrence of userselected events through the configuration of an interrupt mask register.

#### **ADC Operations**

The ADC is a 12-bit, low-power, successive approximation analog-to-digital converter, capable of sampling a single input at up to 400ksps. The ADC's conversion rate can be programmed to 400ksps, 333ksps, 250ksps, or 200ksps. The default conversion rate setting is 200ksps. Each ADC-configured port can be programmed for one of five input voltage ranges: 0 to +10V, -5V to +5V, -10V to 0V, and 0 to +2.5V. The ADC uses the internal ADC 2.5V voltage reference, the external ADC voltage reference, or, in some cases, the DAC voltage reference. The voltage reference can be selected on a port-by-port basis.

#### **ADC Control**

The ADC can be triggered using an external signal  $\overline{\text{CNVT}}$  or from a control bit.  $\overline{\text{CNVT}}$  is active-low and must remain low for a minimal duration of 0.5 µs to trigger a conversion. Four configurations are available:

- · Idle mode (default setting).
- Single sweep mode. The ADC sweeps sequentially the ADC-configured ports, from the lowest index port to the highest index port, once CNVT is asserted.
- Single conversion mode. The ADC performs a single conversion at the current port in the series of ADCconfigured ports when CNVT is asserted.
- Continuous sweep mode. The ADC continuously sweeps the ADC-configured ports. The CNVT port has no effect in this mode.

#### **ADC Averaging Function**

ADC-configured ports can be configured to average blocks of 2, 4, 8, 16, 32, 64, or 128 conversion results. The corresponding ADC data register is updated only when the averaging is completed, thus decreasing the throughput proportionally. If the number of samples to average is modified for a given port, the content of the ADC data register for that port is cleared before starting to average the new block of samples.

#### ADC Mode Change

When users change the ADC active mode (continuous sweep, single sweep, or single conversion), the ADC data registers are reset. However, ADC data registers retain content when the ADC is changed to idle mode.

#### **ADC Configurations**

The ADC can operate in single-ended, differential, or pseudo-differential mode. In single-ended mode, the PIXI port is the positive input to the ADC while the negative input is grounded internally (Figure 2). In differential mode (Figure 3), any pair of PIXI ports can be configured as inputs to the differential ADC. In pseudo-differential mode (Figure 4), one PIXI port produces the voltage applied to the negative input of the ADC while another PIXI port forms the positive input.

The ADC data format is straight binary in single-ended mode, and two's complement in differential and pseudo-differential modes.

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **DAC Operations**

The MAX11301 uses a 12-bit DAC, which operates at the rate of 40µs per port. Since up to 20 ports can be configured in DAC-related modes, the minimum refresh rate per port is 1.25kHz.

No external component is required to set the offset and gain of the DAC drivers. The PIXI port driver features a wide output voltage range of  $\pm 10V$  and high current capability with dedicated power supplies (AVDDIO, AVSSIO).

The DAC uses either the internal or external voltage reference. Unlike the ADC, the DAC voltage reference cannot be configured on a port-by-port basis. DAC mode configuration is illustrated in Figure 5.

DAC operations can be monitored by the ADC. In such a mode, the ADC samples the DAC-configured port to allow the host to monitor that the voltage at the port is within

expectations given the accuracy of the ADC and DAC. This ADC monitoring mode is shown in Figure 6.

By default, the DAC updates the DAC-configured ports sequentially. However, users can configure the DAC so that its sequence can jump to update the port that just received new data to convert. After having updated this port, the DAC continues its default sequence from that port. In that mode, users should allow a minimum of 80µs between DAC data register updates for subsequent jump operations.

In addition to port-specific DAC data registers, the host can also use the same data for all DAC-related ports using one of two preset DAC data registers.

All DAC output drivers are protected by overcurrent limit circuitry. In case of overcurrent, the MAX11301 generates an interrupt. Detailed status registers are offered to the host to determine which ports are current limited.




Figure 2. ADC with Single-Ended Input




Figure 3. ADC with Differential Inputs

## PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO




Figure 4. ADC with Pseudo-Differential Input Set by DAC




Figure 5. DAC Configuration

#### **General-Purpose Input and Output**

Each PIXI port can be configured as a GPI or a GPO. The GPI threshold is adjusted by setting the DAC data register of that GPI port to the corresponding voltage. If the DAC data register is set at 0x0FFF, the GPI threshold is the DAC reference voltage. The amplitude of the input signal must be contained within 0V to V<sub>AVDD</sub>. The GPI-configured port can be set to detect rising edges, falling edges, either rising or falling edges, or none.

When a port is configured as GPO (Figure 8), the amplitude of its logic-one level is set by its DAC data register. If the DAC data register is set at 0x0FFF, the GPO logic-one level is four times the DAC reference voltage. The logiczero level is always 0V. The host can set the logic state of GPO-configured ports through the corresponding GPO data registers.

## Unidirectional and Bidirectional Level Translator Operations

By combining GPI- and GPO-configured ports, unidirectional level translator paths can be formed. The signaling at the input of the path can be different from the signaling at the end (Figure 9). For example, a unidirectional path