

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











General Description

The MAX11634-MAX11637 are serial 12-bit analog-todigital converters (ADCs) with an internal reference and true differential track/hold. These devices feature on-chip FIFO, scan mode, internal clock mode, internal averaging, and AutoShutdown™. The maximum sampling rate is 300ksps using an external clock. The MAX11636/ MAX11637 have 8 input channels and the MAX11634/ MAX11635 have 4 input channels. These four devices operate from either a +3V supply or a +5V supply, and contain a 10MHz SPITM-/QSPITM-/MICROWIRETM-compatible serial port.

The MAX11634-MAX11637 are available in a 16-pin QSOP package. All four devices are specified over the extended -40°C to +85°C temperature range.

Applications

System Supervision Data-Acquisition Systems Industrial Control Systems Patient Monitoring **Data Logging** Instrumentation

Features

- ♦ Analog Multiplexer with True Differential Track/Hold 8-/4-Channel Single-Ended 4-/2-Channel True Differential **Unipolar or Bipolar Inputs**
- **♦ Single Supply** 2.7V to 3.6V (MAX11635/MAX11637) 4.75V to 5.25V (MAX11634/MAX11636)
- ♦ External Reference: 1V to VDD
- **♦** 16-Entry First-In/First-Out (FIFO)
- ♦ Scan Mode, Internal Averaging, and Internal Clock
- ♦ Accuracy: ±1 LSB INL, ±1 LSB DNL, No Missing **Codes Over Temperature**
- ♦ 10MHz 3-Wire SPI-/QSPI-/MICROWIRE-Compatible Interface
- ♦ Small 16-Pin QSOP Package

Ordering Information/Selector Guide

PART	NUMBER OF INPUTS	SUPPLY VOLTAGE (V)	TEMP RANGE	PIN-PACKAGE
MAX11634 EEE+T	4 Single-Ended/ 2 Differential	4.75 to 5.25	-40°C to +85°C	16 QSOP
MAX11635 EEE+T	4 Single-Ended/ 2 Differential	2.7 to 3.6	-40°C to +85°C	16 QSOP
MAX11636 EEE+T	8 Single-Ended/ 4 Differential	4.75 to 5.25	-40°C to +85°C	16 QSOP
MAX11637 EEE+T	8 Single-Ended/ 4 Differential	2.7 to 3.6	-40°C to +85°C	16 QSOP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

AutoShutdown is a trademark of Maxim Integrated Products, Inc. SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

T = Tape and reel.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +6V	Operating Temperature Range40°C to +85°C
$\overline{\text{CS}}$, SCLK, DIN, $\overline{\text{EOC}}$, DOUT to GND0.3V to (V _{DD} + 0.3V)	Storage Temperature Range60°C to +150°C
AINO-AIN5, REF-/AIN6, CNVST/AIN7,	Junction Temperature+150°C
REF+ to GND0.3V to (V _{DD} + 0.3V)	Lead Temperature (soldering, 10s)+300°C
Maximum Current into any Pin50mA	Soldering Temperature (reflow)+260°C
Continuous Power Dissipation (T _A = +70°C)	
QSOP (single-layer board)	
(derate 8.3mW/°C above +70°C)667mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

Junction-to-Ambient Thermal Resistance (θJA).....105°C/W Junction-to-Case Thermal Resistance (θ_{JC})......37°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V \text{ to } 3.6V \text{ (MAX11635/MAX11637)}, V_{DD} = 4.75V \text{ to } 5.25V \text{ (MAX11634/MAX11636)}, f_{SAMPLE} = 300kHz, f_{SCLK} = 4.8MHz$ (external clock, 50% duty cycle), VREF = 2.5V (MAX11635/MAX11637), VREF = 4.096V (MAX11634/MAX11636) TA = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC ACCURACY (Note 3)	•			•			
Resolution	RES			12			Bits
Integral Nonlinearity	INL					±1.0	LSB
Differential Nonlinearity	DNL	No missing co	des over temperature			±1.0	LSB
Offset Error					±0.5	±4.0	LSB
Gain Error		(Note 4)			±0.5	±4.0	LSB
Offset Error Temperature Coefficient					±2		ppm/°C FSR
Gain Temperature Coefficient					±0.8		ppm/°C
Channel-to-Channel Offset Matching					±0.1		LSB
DYNAMIC SPECIFICATIONS (30)	kHz sine-wav	e input, 300ksp	os, f _{SCLK} = 4.8MHz)	•			
Signal-to-Noise Plus Distortion	SINAD	MAX11635/MAX11637			71		dB
Signal-to-Noise Plus Distortion	SINAD	MAX11634/MA	73				
Total Harmonic Distortion	THD	Up to the 5th	MAX11635/MAX11637		-80	dBo	
Total Harmonic Distortion	טווו	harmonic	MAX11634/MAX11636		-88		1 abc
Spurious-Free Dynamic Range	SFDR	MAX11635/MAX11637 81			- dBc		
Spundus-Free Dynamic Hange	SIDI	MAX11634/MAX11636		89			
Intermodulation Distortion	IMD	$f_{IN1} = 29.9kHz$, $f_{IN2} = 30.2kHz$			76		dBc
Full-Power Bandwidth	-3dB point				1		MHz
Full-Linear Bandwidth		S/(N + D) > 68	dB		100		kHz

MIXIM

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V\ to\ 3.6V\ (MAX11635/MAX11637),\ V_{DD}=4.75V\ to\ 5.25V\ (MAX11634/MAX11636),\ f_{SAMPLE}=300kHz,\ f_{SCLK}=4.8MHz$ (external clock, 50% duty cycle), $V_{REF}=2.5V\ (MAX11635/MAX11637),\ V_{REF}=4.096V\ (MAX11634/MAX11636)\ T_A=T_{MIN}\ to\ T_{MAX}$, unless otherwise noted. Typical values are at $T_A=+25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CONVERSION RATE	<u>'</u>		'				
Dawer I la Tiere	4	External reference		0.8			
Power-Up Time	tpU	Internal reference (Note 5)		65		μs	
Acquisition Time	tACQ		0.6			μs	
Conversion Time		Internally clocked		3.5			
Conversion Time	tCONV	Externally clocked (Note 6)	2.7			μs	
Futornal Clask Fragues av	f	Externally clocked conversion	0.1		4.8	MHz	
External Clock Frequency	fsclk	Data I/O			10	IVIHZ	
Aperture Delay				30		ns	
Aperture Jitter				< 50		ps	
ANALOG INPUT	'		'				
		Unipolar	0		V _{REF}	.,,	
Input Voltage Range		Bipolar (Note 7)	-V _{REF} /2		+V _{REF} /2	V	
Input Leakage Current		V _{IN} = V _{DD}		±0.01	±1	μΑ	
Input Capacitance		During acquisition time (Note 8)		24		pF	
INTERNAL REFERENCE	- 1						
		MAX11634/MAX11636	4.024	4.096	4.168	.,	
REF Output Voltage		MAX11635/MAX11637	2.48	2.50	2.52	V	
		MAX11634/MAX11636	±20			/2.0	
REF Temperature Coefficient	TCREF	MAX11635/MAX11637		±30		ppm/°C	
Output Resistance				6.5		kΩ	
REF Output Noise				200		μVRMS	
REF Power-Supply Rejection	PSRR			-70		dB	
EXTERNAL REFERENCE INPU	т						
REF- Input Voltage Range	V _{REF-}		0		500	mV	
REF+ Input Voltage Range	V _{REF+}		1.0	V	DD + 50mV	V	
REF+ Input Current		VREF+ = 2.5V (MAX11635/MAX11637), VREF+ = 4.096V (MAX11634/MAX11636), fSAMPLE = 300ksps		40	100	μΑ	
ner+ input outrent	I _{REF+}	V _{REF+} = 2.5V (MAX11635/MAX11637), V _{REF+} = 4.096V (MAX11634/MAX11636), f _{SAMPLE} = 0		±0.1	±5	μΑ	
DIGITAL INPUTS (SCLK, DIN, \overline{C}	S, CNVST (No	te 9)					
Inner Waltage Laur	VIL	MAX11634/MAX11636			0.8	V	
Input Voltage Low	VIL	MAX11635/MAX11637		,	V _{DD} x 0.3	7 v	
Innut Valtage I ligh	V	MAX11634/MAX11636	2.0			\/	
Input Voltage High	VIH	MAX11635/MAX11637	V _{DD} x 0.7			V	
Input Hysteresis	VHYST			200		mV	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V\ to\ 3.6V\ (MAX11635/MAX11637),\ V_{DD}=4.75V\ to\ 5.25V\ (MAX11634/MAX11636),\ f_{SAMPLE}=300kHz,\ f_{SCLK}=4.8MHz$ (external clock, 50% duty cycle), $V_{REF}=2.5V\ (MAX11635/MAX11637),\ V_{REF}=4.096V\ (MAX11634/MAX11636)\ T_A=T_{MIN}\ to\ T_{MAX}$, unless otherwise noted. Typical values are at $T_A=+25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$			±0.01	±1.0	μΑ	
Input Capacitance	CIN				15		рF	
DIGITAL OUTPUTS (DOUT, EOC)								
Output Voltage Lew	Voi	I _{SINK} = 2mA				0.4	V	
Output Voltage Low	V _{OL}	Isink = 4mA				0.8	V	
Output Voltage High	VoH	ISOURCE = 1.5mA		V _{DD} - 0.5			V	
Three-State Leakage Current	ΙL	$\overline{\text{CS}} = V_{\text{DD}}$			±0.05	±1	μΑ	
Three-State Output Capacitance	Cout	$\overline{\text{CS}} = V_{\text{DD}}$			15		pF	
POWER REQUIREMENTS								
Cupply Voltage	V _{DD}	MAX11634/MAX11636		4.75		5.25	V	
Supply Voltage		MAX11635/MAX11637		2.7		3.6	ľ	
		Internal reference	f _{SAMPLE} = 300ksps		1750	2000	μΑ	
MAN/11005/MAN/11007			fsample = 0, REF on		1000	1200		
MAX11635/MAX11637 Supply Current (Note 10)	I _{DD}		Shutdown		0.2	5		
Supply Current (Note 10)		External	fsample = 300ksps		1050	1200		
		reference	Shutdown		0.2	5		
		lata a l	f _{SAMPLE} = 300ksps		2300	2550	μΑ	
MAX11634/MAX11636 Supply Current (Note 10)		Internal reference	fsample = 0, REF on		1050	1350		
	I _{DD}	Telefellee	Shutdown		0.2	5		
		External	f _{SAMPLE} = 300ksps		1500	1700		
		reference	Shutdown		0.2	5		
Power-Supply Rejection	PSR	V _{DD} = 2.7V to 3.6V, full-scale input			±0.2	±1	mV	
I ower-supply nejection	ron	V _{DD} = 4.75V to 5.25V, full-scale input			±0.2	±1.4	IIIV	

- **Note 2:** Limits at $T_A = -40^{\circ}$ C are guaranteed by design and not production tested.
- Note 3: Tested at V_{DD} = 3V (MAX11635/MAX11637); V_{DD} = 5V (MAX11634/MAX11636), unipolar input mode.
- Note 4: Offset nulled.
- Note 5: Time for reference to power up and settle to within 1 LSB.
- Note 6: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
- Note 7: The operational input voltage range for each individual input of a differentially configured pair is from GND to VDD. The operational input voltage difference is from -V_{REF}/2 to +V_{REF}/2.
- **Note 8:** See Figure 3 (Equivalent Input Circuit) and the Sampling Error vs. Source Impedance curve in the *Typical Operating Characteristics* section.
- Note 9: When CNVST is configured as a digital input, do not apply a voltage between VIL and VIH.
- **Note 10:** Supply current is specified depending on whether an internal or external reference is used for voltage conversions. Temperature measurements always use the internal reference.


TIMING CHARACTERISTICS (Figure 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CCL IX Clouds David	ton	Externally clocked conversion	208			20
SCLK Clock Period	tCP	Data I/O	100			ns
SCLK Pulse-Width High	tcH		40			ns
SCLK Pulse-Width Low	tcL		40			ns
SCLK Fall to DOUT Transition	tDOT	C _{LOAD} = 30pF			40	ns
CS Rise to DOUT Disable	t _{DOD}	C _{LOAD} = 30pF			40	ns
CS Fall to DOUT Enable	tDOE	C _{LOAD} = 30pF			40	ns
DIN to SCLK Rise Setup	t _{DS}		40			ns
SCLK Rise to DIN Hold	tDH		0			ns
CS Low to SCLK Setup	tcsso		40			ns
CS High to SCLK Setup	tCSS1		40			ns
CS High After SCLK Hold	tCSH1		0			ns
CS Low After SCLK Hold	tCSH0		0		4	μs
CNVST Pulse-Width Low	tcspw	CKSEL = 00	40			ns
CNVST Pulse-Width Low		CKSEL = 01	1.4			μs
CS or CNVST Rise to EOC		Voltage conversion			7	
Low (Note 11)		Reference power-up			65	- µs


Note 11: This time is defined as the number of clock cycles needed for conversion multiplied by the clock period. If the internal reference needs to be powered up, the total time is additive. The internal reference is always used for temperature measurements.

Typical Operating Characteristics

 $(V_{DD}=3V,\,V_{REF}=2.5V,\,f_{SCLK}=4.8MHz,\,C_{LOAD}=30pF,\,T_{A}=+25^{\circ}C\,\,for\,\,MAX11635/MAX11637,\,unless\,\,otherwise\,\,noted.\,\,V_{DD}=5V,\,V_{REF}=4.096V,\,f_{SCLK}=4.8MHz,\,C_{LOAD}=30pF,\,T_{A}=+25^{\circ}C\,\,for\,\,MAX11634/MAX11636,\,unless\,\,otherwise\,\,noted.)$











Typical Operating Characteristics (continued)


 $(V_{DD} = 3V, V_{REF} = 2.5V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_A = +25^{\circ}C$ for MAX11635/MAX11637, unless otherwise noted. $V_{DD} = 5V, V_{REF} = 4.096V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_A = +25^{\circ}C$ for MAX11634/MAX11636, unless otherwise noted.)




















12-Bit 300ksps ADCs with FIFO, Temp Sensor, Internal Reference


Typical Operating Characteristics (continued)


 $(V_{DD} = 3V, V_{REF} = 2.5V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_A = +25^{\circ}C$ for MAX11635/MAX11637, unless otherwise noted. $V_{DD} = 5V, V_{REF} = 4.096V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_A = +25^{\circ}C$ for MAX11634/MAX11636, unless otherwise noted.)
























Typical Operating Characteristics (continued)


 $(V_{DD} = 3V, V_{REF} = 2.5V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_{A} = +25^{\circ}C$ for MAX11635/MAX11637, unless otherwise noted. $V_{DD} = 5V, V_{REF} = 4.096V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_{A} = +25^{\circ}C$ for MAX11634/MAX11636, unless otherwise noted.)










INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE






OFFSET ERROR vs. SUPPLY VOLTAGE











Typical Operating Characteristics (continued)


 $(V_{DD} = 3V, V_{REF} = 2.5V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_{A} = +25^{\circ}C$ for MAX11635/MAX11637, unless otherwise noted. $V_{DD} = 5V, V_{REF} = 4.096V, f_{SCLK} = 4.8MHz, C_{LOAD} = 30pF, T_{A} = +25^{\circ}C$ for MAX11634/MAX11636, unless otherwise noted.)















Pin Configuration



Pin Description

Pi	IN		
MAX11634 MAX11635	MAX11636 MAX11637	NAME	FUNCTION
1–4	_	AIN0-AIN3	Analog Inputs
5, 6	_	N.C.	No Connection. Not internally connected.
7	_	REF-	External Differential Reference Negative Input
8	_	CNVST	Active-Low Conversion Start Input. See Table 3 for details on programming the setup register.
9	9	REF+	Positive Reference Input. Bypass to GND with a 0.1µF capacitor.
10	10	GND	Ground
11	11	V _{DD}	Power Input. Bypass to GND with a 0.1µF capacitor.
12	12	CS	Active-Low Chip-Select Input. When $\overline{\text{CS}}$ is high, DOUT is high impedance.
13	13	SCLK	Serial-Clock Input. Clocks data in and out of the serial interface (duty cycle must be 40% to 60%). See Table 3 for details on programming the clock mode.
14	14	DIN	Serial-Data Input. DIN data is latched into the serial interface on the rising edge of SCLK.
15	15	DOUT	Serial-Data Output. Data is clocked out on the falling edge of SCLK. High impedance when $\overline{\text{CS}}$ is connected to VDD.
16	16	EOC	Active-Low End-of-Conversion Output. Data is valid after EOC pulls low.
_	1–6	AIN0-AIN5	Analog Inputs
_	7	REF-/AIN6	External Differential Reference Negative Input/Analog Input 6. See Table 3 for details on programming the setup register.
_	8	CNVST/AIN7	Active-Low Conversion Start Input/Analog Input 7. See Table 3 for details on programming the setup register.




Figure 1. Detailed Serial-Interface Timing Diagram




Figure 2. Functional Diagram

Detailed Description

The MAX11634–MAX11637 are low-power, serial-out-put, multichannel ADCs for temperature-control, process-control, and monitoring applications. These 12-bit ADCs have internal track and hold (T/H) circuitry that supports single-ended and fully differential inputs. Data is converted from analog voltage sources in a variety of channel and data-acquisition configurations.

Microprocessor (μP) control is made easy through a 3-wire SPI/QSPI/MICROWIRE-compatible serial interface.

Figure 2 shows a simplified functional diagram of the MAX11634-MAX11637 internal architecture. The MAX11636/MAX11637 have eight single-ended analog input channels or four differential channels. The MAX11634/MAX11635 have four single-ended analog input channels or two differential channels.

Converter Operation

The MAX11634–MAX11637 ADCs use a fully differential, successive-approximation register (SAR) conversion technique and an on-chip T/H block to convert temperature and voltage signals into a 12-bit digital result. Both single-ended and differential configurations are supported, with a unipolar signal range for single-ended mode and bipolar or unipolar ranges for differential mode.

Input Bandwidth

The ADC's input-tracking circuitry has a 1MHz small-signal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. Anti-alias prefiltering of the input signals is necessary to avoid high-frequency signals aliasing into the frequency band of interest.

Analog Input Protection

Internal ESD protection diodes clamp all pins to V_{DD} and GND, allowing the inputs to swing from (GND - 0.3V) to (V_{DD} + 0.3V) without damage. However, for accurate conversions near full scale, the inputs must not exceed V_{DD} by more than 50mV or be lower than GND by 50mV. If an off-channel analog input voltage exceeds the supplies, limit the input current to 2mA.

3-Wire Serial Interface

The MAX11634–MAX11637 feature a serial interface compatible with SPI/QSPI and MICROWIRE devices. For SPI/QSPI, ensure the CPU serial interface runs in master mode so it generates the serial clock signal. Select the SCLK frequency of 10MHz or less, and set clock polarity (CPOL) and phase (CPHA) in the μP control registers to the same value. The MAX11634–MAX11637 operate with SCLK idling high or low, and thus operate with CPOL = CPHA = 0 or CPOL = CPHA = 1. Set \overline{CS} low to latch input data at DIN on the rising edge of SCLK. Output data at DOUT is updated on the falling edge of SCLK. Bipolar true differential results are available in two's complement format, while all others are in binary.

Serial communication always begins with an 8-bit input data byte (MSB first) loaded from DIN. Use a second byte, immediately following the setup byte, to write to the unipolar mode or bipolar mode registers (see Tables 1, 3, 4, and 5). A high-to-low transition on $\overline{\text{CS}}$ initiates the data input operation. The input data byte and

the subsequent data bytes are clocked from DIN into the serial interface on the rising edge of SCLK.

Tables 1–7 detail the register descriptions. Bits 5 and 4. CKSEL1 and CKSEL0, respectively, control the clock modes in the setup register (see Table 3). Choose between four different clock modes for various ways to start a conversion and determine whether the acquisitions are internally or externally timed. Select clock mode 00 to configure CNVST/AIN7 to act as a conversion start and use it to request the programmed, internally timed conversions without tying up the serial bus. In clock mode 01, use CNVST to request conversions one channel at a time, controlling the sampling speed without tying up the serial bus. Request and start internally timed conversions through the serial interface by writing to the conversion register in the default clock mode 10. Use clock mode 11 with SCLK up to 4.8MHz for externally timed acquisitions to achieve sampling rates up to 300ksps. Clock mode 11 disables scanning and averaging. See Figures 4-7 for timing specifications and how to begin a conversion.

These devices feature an active-low, end-of-conversion output. EOC goes low when the ADC completes the last-requested operation and is waiting for the next input data byte (for clock modes 00 and 10). In clock mode 01, EOC goes low after the ADC completes each requested operation. EOC goes high when CS or CNVST goes low. EOC is always high in clock mode 11.

Single-Ended/Differential Input

The MAX11634–MAX11637 use a fully differential ADC for all conversions. The analog inputs can be configured for either differential or single-ended conversions by writing to the setup register (see Table 3). Single-ended conversions are internally referenced to GND (see Figure 3).

In differential mode, the T/H samples the difference between two analog inputs, eliminating common-mode DC offsets and noise. IN+ and IN- are selected from the following pairs: AIN0/AIN1, AIN2/AIN3, AIN4/AIN5, and AIN6/AIN7. AIN0-AIN7 are available on the MAX11636/MAX11637. AIN0-AIN3 are available on the MAX11634/MAX11635. See Tables 2-5 for more details on configuring the inputs. For the inputs that can be configured as CNVST or an analog input, only one can be used at a time. For the inputs that can be configured as REF- or an analog input, the REF- configuration excludes the analog input.

12 _______/N/1XI/N




Figure 3. Equivalent Input Circuit

Unipolar/Bipolar

Address the unipolar and bipolar registers through the setup register (bits 1 and 0). Program a pair of analog channels for differential operation by writing a 1 to the appropriate bit of the bipolar or unipolar register. Unipolar mode sets the differential input range from 0 to VREF. A negative differential analog input in unipolar mode causes the digital output code to be zero. Selecting bipolar mode sets the differential input range to ±VREF/2. The digital output code is binary in unipolar mode and two's complement in bipolar mode (Figures 8 and 9).

In single-ended mode, the MAX11634–MAX11637 always operate in unipolar mode. The analog inputs are internally referenced to GND with a full-scale input range from 0 to $V_{\mbox{\scriptsize REF}}$.

True Differential Analog Input T/H

The equivalent circuit of Figure 3 shows the MAX11634–MAX11637s' input architecture. In track mode, a positive input capacitor is connected to AIN0–AIN7 in single-ended mode (and AIN0, AIN2, AIN4, AIN5, AIN6 in differential mode). A negative input capacitor is connected to GND in single-ended mode (or AIN1, AIN3, AIN5, AIN6, AIN7 in differential mode). For external T/H timing, use clock mode 01. After the

T/H enters hold mode, the difference between the sampled positive and negative input voltages is converted. The time required for the T/H to acquire an input signal is determined by how quickly its input capacitance is charged. If the input signal's source impedance is high, the required acquisition time lengthens. The acquisition time, tACQ, is the maximum time needed for a signal to be acquired, plus the power-up time. It is calculated by the following equation:

$$tACQ = 9 \times (RS + RIN) \times 24pF + tPWR$$

where $R_{IN}=1.5k\Omega,$ Rs is the source impedance of the input signal, and $t_{PWR}=1\mu s$, the power-up time of the device. The varying power-up times are detailed in the explanation of the clock mode conversions.

When the conversion is internally timed, t_{ACQ} is never less than 1.4 μ s, and any source impedance below 300Ω does not significantly affect the ADC's AC performance. A high-impedance source can be accommodated either by lengthening t_{ACQ} or by placing a 1μ F capacitor between the positive and negative analog inputs.

Internal FIFO

The MAX11634–MAX11637 contain a FIFO buffer that can hold up to 16 ADC results. This allows the ADC to handle multiple internally clocked conversions without tying up the serial bus.

If the FIFO is filled and further conversions are requested without reading from the FIFO, the oldest ADC results are overwritten by the new ADC results. Each result contains 2 bytes, with the MSB preceded by four leading zeros. After each falling edge of $\overline{\text{CS}}$, the oldest available byte of data is available at DOUT, MSB first. When the FIFO is empty, DOUT is zero.

Internal Clock

The MAX11634–MAX11637 operate from an internal oscillator, which is accurate within 10% of the 4.4MHz nominal clock rate. The internal oscillator is active in clock modes 00, 01, and 10. Read out the data at clock speeds up to 10MHz. See Figures 4–7 for details on timing specifications and starting a conversion.

Applications Information

Register Descriptions

The MAX11634–MAX11637 communicate between the internal registers and the external circuitry through the SPI/QSPI-compatible serial interface. Table 1 details the registers and the bit names. Tables 2–7 show the various functions within the conversion register, setup register, averaging register, reset register, unipolar register, and bipolar register.

Conversion Time Calculations

The conversion time for each scan is based on a number of different factors: conversion time per sample, samples per result, results per scan, and if the external reference is in use.

Use the following formula to calculate the total conversion time for an internally timed conversion in clock modes 00 and 10 (see the *Electrical Characteristics* table as applicable):

Total Conversion Time = tcnv x navg x nresult + trp where:

tcnv = tacq(max) + tconv(max)

navg = samples per result (amount of averaging)

nRESULT = number of FIFO results requested; determined by number of channels being scanned or by NSCAN1, NSCAN0

tRP = internal reference wake up; set to zero if internal reference is already powered up or external reference is being used

In clock mode 01, the total conversion time depends on how long $\overline{\text{CNVST}}$ is held low or high, including any time required to turn on the internal reference. Conversion time in externally clocked mode (CKSEL1, CKSEL0 = 11) depends on the SCLK period and how long $\overline{\text{CS}}$ is held high between each set of eight SCLK cycles. In clock mode 01, the total conversion time does not include the time required to turn on the internal reference.

Conversion Register

Select active analog input channels and scan modes by writing to the conversion register. Table 2 details channel selection, the four scan modes, and how to request a temperature measurement. Request a scan by writing to the conversion register when in clock mode 10 or 11, or by applying a low pulse to the CNVST pin when in clock mode 00 or 01.

A conversion is not performed if it is requested on a channel that has been configured as CNVST or REF. Do not request conversions on channels 4–7 on the MAX11634/MAX11635. Set CHSEL[2:0] to the lower channel's binary values. If the last two channels are configured as a differential pair and one of them has been reconfigured as CNVST or REF-, the pair is ignored.

Select scan mode 00 or 01 to return one result per single-ended channel and one result per differential pair within the requested range. Select scan mode 10 to scan a single input channel numerous times, depending on NSCAN1 and NSCAN0 in the averaging register (Table 6). Select scan mode 11 to return only one result from a single channel.

Table 1. Input Data Byte (MSB First)

REGISTER NAME	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Conversion	1	Х	CHSEL2	CHSEL1	CHSEL0	SCAN1	SCAN0	Х
Setup	0	1	CKSEL1	CKSEL0	REFSEL1	REFSEL0	DIFFSEL1	DIFFSEL0
Averaging	0	0	1	AVGON	NAVG1	NAVG0	NSCAN1	NSCAN0
Reset	0	0	0	1	RESET	Х	Х	Х
Unipolar Mode (Setup)	UCH0/1	UCH2/3	UCH4/5	UCH6/7	Х	Х	Х	Х
Bipolar Mode (Setup)	BCH0/1	BCH1/2	BCH4/5	BCH6/7	Х	Х	Х	Х

X = Don't care.

Table 2. Conversion Register*

BIT NAME	BIT	FUNCTION
_	7 (MSB)	Set to 1 to select conversion register
Х	6	Don't care
CHSEL2	5	Analog input channel select
CHSEL1	4	Analog input channel select
CHSEL0	3	Analog input channel select
SCAN1	2	Scan mode select
SCAN0	1	Scan mode select
Х	0 (LSB)	Don't care

^{*}See below for bit details.

CHSEL2	CHSEL1	CHSEL0	SELECTED CHANNEL (N)
0	0	0	AIN0
0	0	1	AIN1
0	1	0	AIN2
0	1	1	AIN3
1	0	0	AIN4
1	0	1	AIN5
1	1	0	AIN6
1	1	1	AIN7

SCAN1	SCAN0	SCAN MODE (CHANNEL N IS SELECTED BY BITS CHSEL[2:0])
0	0	Scans channels 0 through N
0	1	Scans channels N through the highest numbered channel
1	0	Scans channel N repeatedly. The averaging register sets the number of results.
1	1	No scan. Converts channel N once only.

Setup Register

Write a byte to the setup register to configure the clock, reference, and power-down modes. Table 3 details the bits in the setup register. Bits 5 and 4 (CKSEL1 and CKSEL0) control the clock mode, acquisition and sampling, and the conversion start. Bits 3 and 2 (REFSEL1 and REFSEL0) control internal or external reference use.

Bits 1 and 0 (DIFFSEL1 and DIFFSEL0) address the unipolar mode and bipolar mode registers and configure the analog input channels for differential operation.

Unipolar/Bipolar Mode Registers

The final 2 bits (LSBs) of the setup register control the unipolar/bipolar mode address registers. Set bits 1 and 0 (DIFFSEL1 and DIFFSEL0) to 10 to write to the unipolar mode register. Set bits 1 and 0 to 11 to write to the bipolar mode register. In both cases, the setup byte must be followed immediately by 1 byte of data written to the unipolar register or bipolar register. Hold \overline{CS} low and run 16 SCLK cycles before pulling \overline{CS} high. If the last 2 bits of the setup register are 00 or 01, neither the unipolar mode register nor the bipolar mode register is written. Any subsequent byte is recognized as a new input data byte. See Tables 4 and 5 to program the unipolar and bipolar mode registers.

If a channel is configured as both unipolar and bipolar, the unipolar setting takes precedence. In unipolar mode, AlN+ can exceed AlN- by up to VREF. The output format in unipolar mode is binary. In bipolar mode, either input can exceed the other by up to VREF/2. The output format in bipolar mode is two's complement.

Averaging Register

Write to the averaging register to configure the ADC to average up to 32 samples for each requested result, and to independently control the number of results requested for single-channel scans.

Table 2 details the four scan modes available in the conversion register. All four scan modes allow averaging as long as the AVGON bit, bit 4 in the averaging register, is set to 1. Select scan mode 10 to scan the same channel multiple times. Clock mode 11 disables averaging.

Reset Reaister

Write to the reset register (as shown in Table 7) to clear the FIFO or to reset all registers to their default states. Set the RESET bit to 1 to reset the FIFO. Set the RESET bit to zero to return the MAX11634–MAX11637 to the default power-up state.

Power-Up Default State

The MAX11634–MAX11637 power up with all blocks in shutdown, including the reference. All registers power up in state 00000000, except for the setup register, which powers up in clock mode 10 (CKSEL1 = 1).

Table 3. Setup Register*

BIT NAME	BIT	FUNCTION			
_	7 (MSB)	Set to 0 to select setup register			
_	6	Set to 1 to select setup register			
CKSEL1	5	Clock mode and CNVST configuration. Resets to 1 at power-up.			
CKSEL0	4	Clock mode and CNVST configuration			
REFSEL1	3	Reference mode configuration			
REFSEL0	2	Reference mode configuration			
DIFFSEL1	1	Unipolar/bipolar mode register configuration for differential mode			
DIFFSEL0	0 (LSB)	Unipolar/bipolar mode register configuration for differential mode			

^{*}See below for bit details.

CKSEL1	CKSEL0	CONVERSION CLOCK	ACQUISITION/SAMPLING	CNVST CONFIGURATION
0	0	Internal	Internally timed	CNVST
0	1	Internal	Externally timed through CNVST	CNVST
1	0	Internal	Internally timed	AIN7*
1	1	External (4.8MHz max)	Externally timed through SCLK	AIN7*

^{*}The MAX11634/MAX11635 have a dedicated CNVST pin.

REFSEL1	REFSEL0	VOLTAGE REFERENCE	AutoShutdown	REF- CONFIGURATION
0	0	Internal	Reference off after scan; need wake-up delay	AIN6
0	1	External single-ended	Reference off; no wake-up delay	AIN6
1	0	Internal	Reference always on; no wake- up delay	AIN6
1	1	External differential	Reference off; no wake-up delay	REF-*

^{*}The MAX11634/MAX11635 have a dedicated REF- pin.

DIFFSEL1	DIFFSEL0	FUNCTION	
0	0	No data follows the setup byte. Unipolar mode and bipolar mode registers remain unchanged.	
0	1	No data follows the setup byte. Unipolar mode and bipolar mode registers remain unchanged.	
1	0	1 byte of data follows the setup byte and is written to the unipolar mode register.	
1	1	1 byte of data follows the setup byte and is written to the bipolar mode register.	

16 ___________**/I/XI/M**

Output Data Format

Figures 4–7 illustrate the conversion timing for the MAX11634–MAX11637. The 12-bit conversion result is output in MSB-first format with four leading zeros. DIN data is latched into the serial interface on the rising edge of SCLK. Data on DOUT transitions on the falling

edge of SCLK. Conversions in clock modes 00 and 01 are initiated by CNVST. Conversions in clock modes 10 and 11 are initiated by writing an input data byte to the conversion register. Data is binary for unipolar mode and two's complement for bipolar mode.

Table 4. Unipolar Mode Register (Addressed Through Setup Register)

BIT NAME	BIT	FUNCTION	
UCH0/1	7 (MSB)	Set to 1 to configure AIN0 and AIN1 for unipolar differential conversion	
UCH2/3	6	Set to 1 to configure AIN2 and AIN3 for unipolar differential conversion	
UCH4/5	5	Set to 1 to configure AIN4 and AIN5 for unipolar differential conversion	
UCH6/7	4	Set to 1 to configure AIN6 and AIN7 for unipolar differential conversion	
X	3	Don't care	
X	2	Don't care	
X	1	Don't care	
Х	0 (LSB)	Don't care	

Table 5. Bipolar Mode Register (Addressed Through Setup Register)

BIT NAME	BIT	FUNCTION	
BCH0/1	7 (MSB)	Set to 1 to configure AIN0 and AIN1 for bipolar differential conversion	
BCH2/3	6	Set to 1 to configure AIN2 and AIN3 for bipolar differential conversion	
BCH4/5	5	Set to 1 to configure AIN4 and AIN5 for bipolar differential conversion	
BCH6/7	4	Set to 1 to configure AIN6 and AIN7 for bipolar differential conversion	
X	3	Don't care	
X	2	Don't care	
Х	1	Don't care	
Х	0 (LSB)	Don't care	

Table 6. Averaging Register*

BIT NAME	BIT	FUNCTION	
_	7 (MSB)	Set to 0 to select averaging register	
_	6	Set to 0 to select averaging register	
_	5	Set to 1 to select averaging register	
AVGON	4	Set to 1 to turn averaging on. Set to 0 to turn averaging off.	
NAVG1	3	Configures the number of conversions for single-channel scans	
NAVG0	2	Configures the number of conversions for single-channel scans	
NSCAN1	1	Single-channel scan count (scan mode 10 only)	
NSCAN0	0 (LSB)	Single-channel scan count (scan mode 10 only)	

^{*}See below for bit details.

AVGON	NAVG1	NAVG0	FUNCTION	
0	Χ	Χ	Performs 1 conversion for each requested result	
1	0	0	Performs 4 conversions and returns the average for each requested result	
1	0	1	Performs 8 conversions and returns the average for each requested result	
1	1	0	Performs 16 conversions and returns the average for each requested result	
1	1	1	Performs 32 conversions and returns the average for each requested result	

NSCAN1	NSCAN0	FUNCTION (APPLIES ONLY IF SCAN MODE 10 IS SELECTED)
0	0	Scans channel N and returns 4 results
0	1	Scans channel N and returns 8 results
1	0	Scans channel N and returns 12 results
1	1	Scans channel N and returns 16 results

Table 7. Reset Register

BIT NAME	BIT	FUNCTION	
_	7 (MSB)	Set to 0 to select reset register	
_	6	Set to 0 to select reset register	
_	5	Set to 0 to select reset register	
_	4	Set to 1 to select reset register	
RESET	3	Set to 0 to reset all registers; set to 1 to clear the FIFO only	
X	2	Don't care	
X	1	Don't care	
Х	0 (LSB)	Don't care	

18 ______ **//|**/\X**|//|**

Internally Timed Acquisitions and Conversions Using CNVST

Performing Conversions in Clock Mode 00

In clock mode 00, the wake-up, acquisition, conversion, and shutdown sequences are initiated through CNVST and performed automatically using the internal oscillator. Results are added to the internal FIFO to be read out later. See Figure 4 for clock mode 00 timing.

Initiate a scan by setting $\overline{\text{CNVST}}$ low for at least 40ns before pulling it high again. The MAX11634–MAX11637 then wake up, scan all requested channels, store the results in the FIFO, and shut down. After the scan is complete, $\overline{\text{EOC}}$ is pulled low and the results are available in the FIFO. Wait until $\overline{\text{EOC}}$ goes low before pulling $\overline{\text{CS}}$ low to communicate with the serial interface. $\overline{\text{EOC}}$ stays low until $\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ is pulled low again.

Do not initiate a second $\overline{\text{CNVST}}$ before $\overline{\text{EOC}}$ goes low; otherwise, the FIFO can become corrupted.

Externally Timed Acquisitions and Internally Timed Conversions with CNVST

Performing Conversions in Clock Mode 01

In clock mode 01, conversions are requested one at a time using CNVST and performed automatically using

the internal oscillator. See Figure 5 for clock mode 01 timing.

Setting CNVST low begins an acquisition, wakes up the ADC, and places it in track mode. Hold CNVST low for at least 1.4µs to complete the acquisition. If the internal reference needs to wake up, an additional 65µs is required for the internal reference to power up. If a temperature measurement is being requested, reference power-up and temperature measurement are internally timed. In this case, hold CNVST low for at least 40ns.

Set $\overline{\text{CNVST}}$ high to begin a conversion. After the conversion is complete, the ADC shuts down and pulls $\overline{\text{EOC}}$ low. $\overline{\text{EOC}}$ stays low until $\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ is pulled low again. Wait until $\overline{\text{EOC}}$ goes low before pulling $\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ low.

If averaging is turned on, multiple $\overline{\text{CNVST}}$ pulses need to be performed before a result is written to the FIFO. Once the proper number of conversions has been performed to generate an averaged FIFO result, as specified by the averaging register, the scan logic automatically switches the analog input multiplexer to the next requested channel. The result is available on DOUT once $\overline{\text{EOC}}$ has been pulled low.




Figure 4. Clock Mode 00




Figure 5. Clock Mode 01




Figure 6. Clock Mode 10

Internally Timed Acquisitions and Conversions Using the Serial Interface

Performing Conversions in Clock Mode 10

In clock mode 10, the wake-up, acquisition, conversion, and shutdown sequences are initiated by writing an input data byte to the conversion register, and are performed automatically using the internal oscillator. This is the default clock mode upon power-up. See Figure 6 for clock mode 10 timing.

Initiate a scan by writing a byte to the conversion register. The MAX11634–MAX11637 then power up, scan all requested channels, store the results in the FIFO, and shut down. After the scan is complete, EOC is pulled low and the results are available in the FIFO. EOC stays low until \overline{CS} is pulled low again.

Externally Clocked Acquisitions and Conversions Using the Serial Interface

Performing Conversions in Clock Mode 11

In clock mode 11, acquisitions and conversions are initiated by writing to the conversion register and are performed one at a time using the SCLK as the conversion clock. Scanning and averaging are disabled, and the conversion result is available at DOUT during the conversion. See Figure 7 for clock mode 11 timing.

Initiate a conversion by writing a byte to the conversion register followed by 16 SCLK cycles. If $\overline{\text{CS}}$ is pulsed high between the eighth and ninth cycles, the pulse width must be less than 100 μ s. To continuously convert at 16 cycles per conversion, alternate 1 byte of zeros between each conversion byte.

20 ______ /I/XI/M




Figure 7. Clock Mode 11

Partial Reads and Partial Writes

If the first byte of an entry in the FIFO is partially read (CS is pulled high after fewer than eight SCLK cycles), the second byte of data that is read out contains the next 8 bits (not b[7:0]). The remaining bits are lost for that entry. If the first byte of an entry in the FIFO is read out fully, but the second byte is read out partially, the rest of the entry is lost. The remaining data in the FIFO is uncorrupted and can be read out normally after taking CS low again, as long as the four leading bits (normally zeros) are ignored. Internal registers that are written partially through the SPI contain new values, starting at the MSB up to the point that the partial write is stopped. The part of the register that is not written contains previously written values. If $\overline{\text{CS}}$ is pulled low before EOC goes low, a conversion cannot be completed and the FIFO is corrupted.

Transfer Function

Figure 8 shows the unipolar transfer function for single-ended or differential inputs. Figure 9 shows the bipolar transfer function for differential inputs. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with 1 LSB = VREF/4096 for unipolar and bipolar operation, and 1 LSB = 0.125°C for temperature measurements.

Layout, Grounding, and Bypassing

For best performance, use PC boards. Do not use wirewrap boards. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) signals parallel to one another or run digital lines underneath the

MAX11634–MAX11637 package. High-frequency noise in the V_{DD} power supply can affect performance. Bypass the V_{DD} supply with a 0.1 μ F capacitor to GND, close to the V_{DD} pin. Minimize capacitor lead lengths for best supply-noise rejection. If the power supply is very noisy, connect a 10 Ω resistor in series with the supply to improve power-supply filtering.

Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. INL for the MAX11634–MAX11637 is measured using the endpoint method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.

Aperture Jitter

Aperture jitter (t_{AJ}) is the sample-to-sample variation in the time between the samples.

Aperture Delay

Aperture delay (t_{AD}) is the time between the rising edge of the sampling clock and the instant when an actual sample is taken.




Figure 8. Unipolar Transfer Function, Full Scale (FS) = V_{REF}

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR = (6.02 \times N + 1.76)dB$$

In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is calculated by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals:

SINAD (dB) = 20 x log (Signal_{RMS}/Noise_{RMS})

Effective Number of Bits

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and




Figure 9. Bipolar Transfer Function, Full Scale (±FS) = ±V_{REF}/2

sampling rate. An ideal ADC error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

$$ENOB = (SINAD - 1.76)/6.02$$

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

THD =
$$20 \times log \left[\sqrt{\left(V_2^2 + V_3^2 + V_4^2 + V_5^2 \right)} / V_1 \right]$$

where V_1 is the fundamental amplitude, and V_2 – V_5 are the amplitudes of the 2nd-order to 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest distortion component.

Chip Information

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 QSOP	E16+5	21-0055	

MIXIM

PROCESS: BiCMOS

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/11	Initial release	_
1	9/11	Released the MAX11636/MAX11637 and revised the <i>Transfer Function</i> section.	1, 21

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.