imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







General Description

The MAX1304–MAX1306/MAX1308–MAX1310/MAX1312– MAX1314 12-bit, analog-to-digital converters (ADCs) offer eight, four, or two independent input channels. Independent track-and-hold (T/H) circuitry provides simultaneous sampling for each channel. The MAX1304/ MAX1305/MAX1306 provide a 0 to +5V input range with \pm 6V fault-tolerant inputs. The MAX1308/MAX1309/ MAX1310 provide a \pm 5V input range with \pm 16.5V fault-tolerant inputs. The MAX1312/MAX1313/MAX1314 have a \pm 10V input range with \pm 16.5V fault-tolerant inputs. These ADCs convert two channels in 0.9µs, and up to eight channels in 1.98µs, with an 8-channel throughput of 456ksps per channel. Other features include a 20MHz T/H input bandwidth, internal clock, internal (+2.5V) or external (+2.0V to +3.0V) reference, and power-saving modes.

A 20MHz, 12-bit, bidirectional parallel data bus provides the conversion results and accepts digital inputs that activate each channel individually.

All devices operate from a +4.75V to +5.25V analog supply and a +2.7V to +5.25V digital supply and consume 57mA total supply current when fully operational.

Each device is available in a 48-pin 7mm x 7mm LQFP package and operates over the extended -40°C to +85°C temperature range.

Applications

SIN/COS Position Encoder

Multiphase Motor Control

Multiphase Power Monitoring

Power-Grid Synchronization

Power-Factor Monitoring

Vibration and Waveform Analysis

PART	INPUT RANGE (V)	CHANNEL COUNT
MAX1304ECM	0 to +5	8
MAX1305ECM	0 to +5	4
MAX1306ECM	0 to +5	2
MAX1308ECM	±5	8
MAX1309ECM	±5	4
MAX1310ECM	±5	2
MAX1312ECM	±10	8
MAX1313ECM	±10	4
MAX1314ECM	±10	2

Selector Guide

Pin Configurations appear at end of data sheet.

Features

 Up to Eight Channels of Simultaneous Sampling 8ns Aperture Delay 100ps Channel-to-Channel T/H Match

- Extended Input Ranges

 0 to +5V (MAX1304/MAX1305/MAX1306)
 -5V to +5V (MAX1308/MAX1309/MAX1310)
 -10V to +10V (MAX1312/MAX1313/MAX1314)
- Fast Conversion Time One Channel in 0.72µs Two Channels in 0.9µs Four Channels in 1.26µs Eight Channels in 1.98µs
- High Throughput 1075ksps/Channel for One Channel 901ksps/Channel for Two Channels 680ksps/Channel for Four Channels 456ksps/Channel for Eight Channels
- ±1 LSB INL, ±0.9 LSB DNL (max)
- ♦ 84dBc SFDR, -86dBc THD, 71dB SINAD, f_{IN} = 500kHz at 0.4dBFS
- ♦ 12-Bit, 20MHz, Parallel Interface
- Internal or External Clock
- +2.5V Internal Reference or +2.0V to +3.0V External Reference
- +5V Analog Supply, +3V to +5V Digital Supply 55mA Analog Supply Current 1.3mA Digital Supply Current Shutdown and Power-Saving Modes
- 48-Pin LQFP Package (7mm x 7mm Footprint)

Ordering Information

PRANGE °C to +85°C °C to +85°C °C to +85°C °C to +85°C °C to +85°C	PIN-PACKAGE 48 LQFP 48 LQFP 48 LQFP 48 LQFP 48 LQFP
°C to +85°C °C to +85°C	48 LQFP 48 LQFP
°C to +85°C	48 LQFP
°C to +85°C	
	48 LQFP
°C to +85°C	48 LQFP
	48 LQFP
	°C to +85°C °C to +85°C °C to +85°C °C to +85°C °C to +85°C °C to +85°C

+Denotes a lead(Pb)-free/RoHS-compliant package. /V denotes an automotive qualified part.

_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

AVDD to AGND0.3V to +6V
DVDD to DGND0.3V to +6V
AGND to DGND0.3V to +0.3V
CH0–CH7, I.C. to AGND (MAX1304/MAX1305/MAX1306)±6V
CH0–CH7, I.C. to AGND (MAX1308/MAX1309/MAX1310)±16.5V
CH0–CH7, I.C. to AGND (MAX1312/MAX1313/MAX1314)±16.5V
D0–D11 to DGND0.3V to $(V_{DVDD} + 0.3V)$
EOC, EOLC, RD, WR, CS to DGND0.3V to (V _{DVDD} + 0.3V)
CONVST, CLK, SHDN, CHSHDN to DGND -0.3V to (V _{DVDD} + 0.3V)
INTCLK/EXTCLK to AGND0.3V to (V _{AVDD} + 0.3V)
REF _{MS} , REF, MSV to AGND0.3V to (V _{AVDD} + 0.3V)

Maximum Current into Any Pin Except AVDD, DVDD, AGND, DGND±50mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
LQFP (derate 22.7mW/°C above +70°C)1818.2mW
Operating Temperature Range40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), f_{CLK} = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. See Figures 3 and 4.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
STATIC PERFORMANCE (Note 1)						
Resolution	Ν		12			Bits	
Integral Nonlinearity	INL	(Note 2)		±0.5	±1.0	LSB	
Differential Nonlinearity	DNL	No missing codes (Note 2)		±0.3	±0.9	LSB	
Offset Error		Unipolar, 0x000 to 0x001		±3	±16	LSB	
		Bipolar, 0xFFF to 0x000		±3	±16	LSB	
Offeet Error Metching		Unipolar, between all channels		±9	±20		
Offset-Error Matching		Bipolar, between all channels		±9	±20	LSB	
Offeet Freez Terrezeveture Drift		Unipolar, 0x000 to 0x001		7			
Offset-Error Temperature Drift		Bipolar, 0xFFF to 0x000		7		ppm/°C	
Gain Error				±2	±16	LSB	
Gain-Error Matching		Between all channels		±3	±14	LSB	
Gain-Error Temperature Drift				4		ppm/°C	
DYNAMIC PERFORMANCE at fIN	= 500kHz, A	AIN = -0.4dBFS (Note 2)					
Signal-to-Noise Ratio	SNR		68	71		dB	
Signal-to-Noise Plus Distortion	SINAD		68	71		dB	
Total Harmonic Distortion	THD			-86	-80	dBc	
Spurious-Free Dynamic Range	SFDR			84		dBc	
Channel-to-Channel Isolation			80	86		dB	
ANALOG INPUTS (CH0 through (CH7)						
		MAX1304/MAX1305/MAX1306	0		+5		
Input Voltage	VCH	MAX1308/MAX1309/MAX1310	-5		+5	V	
		MAX1312/MAX1313/MAX1314	-10		+10		

///XI//

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V (external reference), C_{REF} = C_{REFMS} = 0.1\mu\text{F}, C_{REF+} = C_{REF-} = 0.1\mu\text{F}, C_{REF+} = 2.2\mu\text{F} \parallel 0.1\mu\text{F}, C_{COM} = 2.2\mu\text{F} \parallel 0.1\mu\text{F}, C_{MSV} = 2.2\mu\text{F} \parallel 0.1\mu\text{F} (unipolar devices), MSV = AGND (bipolar devices), f_{CLK} = 16.67\text{MHz} 50\% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25^{\circ}\text{C}. See Figures 3 and 4.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS	
		MAX1304/MAX1305/MAX1306			7.58			
Input Resistance (Note 3)	RCH	MAX1308/MAX1309MAX1310			8.66		kΩ	
		MAX1312/MAX1313/MAX1314			14.26		1	
			$V_{CH} = +5V$		0.54	0.72		
		MAX1304/MAX1305/MAX1306	$V_{CH} = 0V$	-0.157	-0.12]	
Input Current	1.		V _{CH} = +5V		0.29	0.39		
(Note 3)	ICH	MAX1308/MAX1309/MAX1310	$V_{CH} = -5V$	-1.16	-0.87		mA	
			$V_{CH} = +10V$		0.56	0.74		
		MAX1312/MAX1313/MAX1314	V _{CH} = -10V	-1.13	-0.85]	
Input Capacitance	Ссн				15		рF	
TRACK/HOLD								
		One channel selected for conve	ersion		1075			
External-Clock Throughput Rate	fтн	Two channels selected for conv	version		901]	
(Note 4)		Four channels selected for conversion			680		ksps	
		Eight channels selected for conversion			456			
Internal-Clock Throughput Rate (Note 4, Table 1)		One channel selected for conversion			983			
	f	Two channels selected for conversion			821		kana	
	fтн	Four channels selected for conversion		618			- ksps	
		Eight channels selected for conversion		413				
Small-Signal Bandwidth					20		MHz	
Full-Power Bandwidth					20		MHz	
Aperture Delay	t _{AD}				8		ns	
Aperture-Delay Matching					100		ps	
Aperture Jitter	taj				50		ps _{RMS}	
INTERNAL REFERENCE								
REF Output Voltage	VREF			2.475	2.500	2.525	V	
Reference Output-Voltage Temperature Drift					30		ppm/°C	
REF _{MS} Output Voltage	V _{REFMS}			2.475	2.500	2.525	V	
REF+ Output Voltage	V _{REF+}				3.850		V	
COM Output Voltage	VCOM				2.600		V	
REF- Output Voltage	V _{REF-}				1.350		V	
Differential Reference Voltage	V _{REF+} - V _{REF} -				2.500		V	

MAX1304-MAX1306/MAX1308-MAX1310/MAX1312-MAX1314

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu$ F, $C_{REF+} = C_{REF+} = 0.1\mu$ F, $C_{REF+} = 2.2\mu$ F II 0.1μ F, $C_{COM} = 2.2\mu$ F II 0.1μ F, $C_{MSV} = 2.2\mu$ F II 0.1μ F (unipolar devices), MSV = AGND (bipolar devices), f_{CLK} = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C. See Figures 3 and 4.)

EXTERNAL REFERENCE (REF and REF.REF Input Voltage RangeVREF.REF Input ResistanceRREF.REF Input CapacitanceVREF.	(Note 5)	2.0 2.5 5 15 2.0 2.5 5	3.0	V kΩ pF
REF Input Resistance R _{REF}	(Note 5) S	5 15 2.0 2.5		kΩ pF
	S	15 2.0 2.5	3.0	pF
REF Input Capacitance		2.0 2.5	3.0	
			3.0	
REF _{MS} Input Voltage Range VREFM	S (Note 6)	5		V
REF _{MS} Input Resistance RREFM				kΩ
REF _{MS} Input Capacitance		15		pF
REF+ Output Voltage VREF-	$V_{REF} = +2.5V$	3.850		V
COM Output Voltage VCON	$V_{\text{REF}} = +2.5V$	2.600)	V
REF- Output Voltage VREF	$V_{\text{REF}} = +2.5V$	1.350		V
Differential Reference Voltage		2.500)	V
DIGITAL INPUTS (D0-D7, RD, WR, CS, CL	K, SHDN, CHSHDN, CONVST)			
Input-Voltage High VIH		0.7 x V _{DVDD}		V
Input-Voltage Low VIL		0	.3 x V _{DVDD}	V
Input Hysteresis		20		mV
Input Capacitance CIN		15		pF
Input Current I _{IN}	$V_{IN} = 0V \text{ or } V_{DVDD}$	0.02	±1	μA
CLOCK-SELECT INPUT (INTCLK/EXTCLK				
Input-Voltage High VIH		0.7 x V _{AVDD}		V
Input-Voltage Low VIL		0	.3 x Vavdd	V
DIGITAL OUTPUTS (D0-D11, EOC, EOLC)				
Output-Voltage High VOH	ISOURCE = 0.8mA, Figure 1	V _{DVDD} - 0.6		V
Output-Voltage Low VoL	I _{SINK} = 1.6mA, Figure 1		0.4	V
D0–D11 Tri-State Leakage Current	$\overline{\text{RD}}$ = high or $\overline{\text{CS}}$ = high	0.06	1	μA
D0–D11 Tri-State Output Capacitance	$\overline{\text{RD}}$ = high or $\overline{\text{CS}}$ = high	15		pF
POWER SUPPLIES		I		
Analog Supply Voltage AVDE)	4.75	5.25	V
Digital Supply Voltage DVDE)	2.70	5.25	V
	MAX1304/MAX1305/MAX1306, all channels selected	55	60	
Analog Supply Current IAVDE	MAX1308/MAX1309/MAX1310, all channels selected	54	60	mA
	MAX1312/MAX1313/MAX1314, all channels selected	54	60	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu$ F, $C_{REF+} = C_{REF-} = 0.1\mu$ F, $C_{REF+-to-REF-} = 2.2\mu$ F II 0.1μ F, $C_{COM} = 2.2\mu$ F II 0.1μ F, $C_{MSV} = 2.2\mu$ F II 0.1μ F (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, T_A = T_{MIN} to T_MAX, unless otherwise noted. Typical values are at T_A = +25°C. See Figures 3 and 4.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
		MAX1304/MAX1305/MAX1306, all channels selected		1.3	2.6	
Digital Supply Current (C _{LOAD} = 100pF) (Note 7)	IDVDD	MAX1308/MAX1309/MAX1310, all channels selected		1.3	2.6	mA
		MAX1312/MAX1313/MAX1314, all channels selected		1.3	2.6	
Shutdown Current	IAVDD	SHDN = DVDD, V _{CH} = open		0.6	10	
(Note 8)	IDVDD	SHDN = DVDD, $\overline{RD} = \overline{WR} = high$		0.02	1	μA
Power-Supply Rejection Ratio	PSRR	$V_{AVDD} = +4.75V \text{ to } +5.25V$		50		dB
TIMING CHARACTERISTICS (Figu	re 1)					
		Internal clock, Figure 7		800	900	ns
Time to First Conversion Result	tCONV	External clock, Figure 8		12		CLK Cycles
		Internal clock, Figure 7		200	225	ns
Time to Subsequent Conversions	t _{NEXT}	External clock, Figure 8		3		CLK Cycles
CONVST Pulse-Width Low (Acquisition Time)	tacq	(Note 9) Figures 6–10	0.1		1000.0	μs
CS Pulse Width	tcs	Figure 6	30			ns
RD Pulse-Width Low	trdl	Figures 7, 8, 9	30			ns
RD Pulse-Width High	t _{RDH}	Figures 7, 8, 9	30			ns
WR Pulse-Width Low	twrl	Figure 6	30			ns
$\overline{\text{CS}}$ to $\overline{\text{WR}}$	tctw	Figure 6		(Note 10)		ns
$\overline{\text{WR}}$ to $\overline{\text{CS}}$	twrc	Figure 6		(Note 10)		ns
CS to RD	t CTR	Figures 7, 8, 9		(Note 10)		ns
\overline{RD} to \overline{CS}	t RTC	Figures 7, 8, 9		(Note 10)		ns
Data Access Time (RD Low to Valid Data)	tacc	Figures 7, 8, 9			30	ns
Bus Relinquish Time (RD High)	treq	Figures 7, 8, 9	5		30	ns
CLK Rise to EOC Delay	teocd	Figure 8	Ì	20		ns
CLK Rise to EOLC Fall Delay	t EOLCD	Figure 8		20		ns
CONVST Fall to EOLC Rise Delay	t CVEOLCD	Figures 7, 8, 9		20		ns
		Internal clock, Figure 7	50			ns
EOC Pulse Width	teoc	External clock, Figure 8		1		CLK Cycle

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu$ F, $C_{REF+} = C_{REF-} = 0.1\mu$ F, $C_{REF+-to-REF-} = 2.2\mu$ F II 0.1μ F, $C_{COM} = 2.2\mu$ F II 0.1μ F, $C_{MSV} = 2.2\mu$ F II 0.1μ F (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, T_A = T_{MIN} to T_MAX, unless otherwise noted. Typical values are at T_A = +25°C. See Figures 3 and 4.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Input-Data Setup Time	tdtw	Figure 6	10			ns
Input-Data Hold Time	twtd	Figure 6	10			ns
External CLK Period	t _{CLK}	Figures 8, 9	0.05		10.00	μs
External CLK High Period	^t СLКН	Logic sensitive to rising edges, Figures 8, 9	20			ns
External CLK Low Period	^t CLKL	Logic sensitive to rising edges, Figures 8, 9	20			ns
External Clock Frequency	f CLK	(Note 11)	0.1		20	MHz
Internal Clock Frequency	fint			15		MHz
CONVST High to CLK Edge	t CNTC	Figures 8, 9	20			ns

Note 1: For the MAX1304/MAX1305/MAX1306, $V_{IN} = 0$ to +5V. For the MAX1308/MAX1309/MAX1310, $V_{IN} = -5V$ to +5V. For the MAX1312/MAX1313/MAX1314, $V_{IN} = -10V$ to +10V.

Note 2: All channel performance is guaranteed by correlation to a single channel test.

Note 3: The analog input resistance is terminated to an internal bias point (Figure 5). Calculate the analog input current using:

$$I_{CH_{-}} = \frac{V_{CH_{-}} - V_{BIAS}}{R_{CH_{-}}}$$

for V_{CH} within the input voltage range.

Note 4: Throughput rate is given per channel. Throughput rate is a function of clock frequency (f_{CLK}). The external clock throughput rate is specified with f_{CLK} = 16.67MHz and the internal clock throughput rate is specified with f_{CLK} = 15MHz. See the *Data Throughput* section for more information.

Note 5: The REF input resistance is terminated to an internal +2.5V bias point (Figure 2). Calculate the REF input current using:

$$I_{\text{REF}} = \frac{V_{\text{REF}} - 2.5V}{2.5V}$$

for $V_{\mbox{\scriptsize REF}}$ within the input voltage range.

Note 6: The REF_{MS} input resistance is terminated to an internal +2.5V bias point (Figure 2). Calculate the REF_{MS} input current using:

$$I_{\text{REFMS}} = \frac{V_{\text{REFMS}} - 2.5V}{R_{\text{REFMS}}}$$

for V_{REFMS} within the input voltage range.

Note 7: All analog inputs are driven with a -0.4dBFS 500kHz sine wave.

Note 8: Shutdown current is measured with the analog input unconnected. The large amplitude of the maximum shutdown current specification is due to automated test equipment limitations.

Note 9: CONVST must remain low for at least the acquisition period. The maximum acquisition time is limited by internal capacitor droop. **Note 10:** CS to WR and CS to RD are internally AND together. Setup and hold times do not apply.

Note 11: Minimum CLK frequency is limited only by the internal T/H droop rate. Limit the time between the rising edge of CONVST and the falling edge of EOLC to a maximum of 1ms.

Typical Operating Characteristics


60

60

85

85


(VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = C_{REF-} = 0.1µF, C_{REF+to-REF-} = 2.2µF II 0.1µF, C_{COM} = 2.2µF II 0.1µF, C_{MSV} = 2.2µF II 0.1µF (unipolar devices), MSV = AGND (bipolar devices), f_{CLK} = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), f_{IN} = 500kHz, A_{IN} = -0.4dBFS. T_A = +25°C, unless otherwise noted.) (Figures 3 and 4)





MAX1304-MAX1306/MAX1308-MAX1310/MAX1312-MAX1314


Typical Operating Characteristics (continued)

 $(VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1\muF, CREF = CREF. = 0.1\muF, CREF. = 0.1\muF, CREF. = 2.2\muF II 0.1\muF, C_{COM} = 2.2\muF II 0.1\muF, C_{MSV} = 2.2\muF II 0.1\muF (unipolar devices), MSV = AGND (bipolar devices), f_{CLK} = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), f_{IN} = 500kHz, A_{IN} = -0.4dBFS. T_A = +25°C, unless otherwise noted.) (Figures 3 and 4)$












Typical Operating Characteristics (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu$ F, $C_{REF+} = C_{REF-} = 0.1\mu$ F, $C_{REF+-to-REF-} = 2.2\mu$ F II 0.1μ F, $C_{COM} = 2.2\mu$ F II 0.1μ F, $C_{MSV} = 2.2\mu$ F II 0.1μ F (unipolar devices), MSV = AGND (bipolar devices), f_{CLK} = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), f_{IN} = 500kHz, A_{IN} = -0.4dBFS. TA = +25°C, unless otherwise noted.) (Figures 3 and 4)







-100

0

5

10

f_{CLK} (MHz)


15

20


25

Typical Operating Characteristics (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu$ F, $C_{REF+} = C_{REF+10-REF-} = 2.2\mu$ F II 0.1μ F, $C_{COM} = 2.2\mu$ F II 0.1μ F, $C_{MSV} = 2.2\mu$ F II 0.1μ F (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), fIN = 500kHz, AIN = -0.4dBFS. TA = +25°C, unless otherwise noted.) (Figures 3 and 4)




V_{REF} (V)




V_{REF} (V)

Typical Operating Characteristics (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V (external reference), C_{REF} = C_{REFMS} = 0.1\mu\text{F}, C_{REF+} = C_{REF+} = 0.1\mu\text{F}, C_{REF+} = 0.1\mu\text{F}, C_{REF+} = 2.2\mu\text{F} \parallel 0.1\mu\text{F}, C_{COM} = 2.2\mu\text{F} \parallel 0.1\mu\text{F}, C_{MSV} = 2.2\mu\text{F} \parallel 0.1\mu\text{F} (unipolar devices), MSV = AGND (bipolar devices), f_{CLK} = 16.67\text{MHz} 50\% duty cycle, INTCLK/EXTCLK = AGND (external clock), f_{IN} = 500\text{kHz}, A_{IN} = -0.4\text{dBFS}. T_A = +25^{\circ}\text{C}, unless otherwise noted.) (Figures 3 and 4)$





MAX1304-MAX1306/MAX1308-MAX1310/MAX1312-MAX1314

MIXIM

unless otherwise noted.) (Figures 3 and 4) **INTERNAL REFERENCE VOLTAGE INTERNAL REFERENCE VOLTAGE** vs. ANALOG SUPPLY VOLTAGE vs. TEMPERATURE 2 504 2.5004 2,503 2 5003 2,5002 2 502 2.5001 2.501 S 늝 2.500 2.4999 2.499 2.4998 2.498 2.4997 2,497 2.496 2.4996 4.8 5.2 -40 -15 10 35 60 85 4.7 4.9 5.0 5.1 5.3 TEMPERATURE (°C) V_{AVDD} (V) INTERNAL CLOCK CONVERSION TIME **INTERNAL CLOCK CONVERSION TIME** vs. ANALOG SUPPLY VOLTAGE vs. TEMPERATURE 900 820 800 800 700 tCONV tCONV 600 780 TIME (ns) (us) 500 TIME 400 **t**NFX1 300 **t**NEXT 200 200 180 100 0 160 4.8 4.9 5.0 5.1 5.2 5.3 4.7 -40 -15 35 60 10 85 TEMPERATURE (°C) V_{AVDD} (V) ANALOG INPUT CHANNEL CURRENT ANALOG INPUT CHANNEL CURRENT ANALOG INPUT CHANNEL CURRENT vs. ANALOG INPUT CHANNEL VOLTAGE vs. ANALOG INPUT CHANNEL VOLTAGE vs. ANALOG INPUT CHANNEL VOLTAGE 2.0 2.0 3.0 MAX1304/MAX1305/MAX1306 MAX1308/MAX1309/MAX1310 MAX1312/MAX1313/MAX1314 2.5 1.5 1.5 2.0 1.0 1.0 1.5 1.0 0.5 0.5 ICH_ (mA) (mA) 0.5 (mA) 0 0 0 Б F -0.5 -05 -05 -1.0 -1.0 -1.0 -1.5 -2.0 -1.5 -1.5 -2.5 -2.0 -3.0 -2.0 -2 0 2 4 6 -6 _1 -15 -10 -5 0 5 10 15 -20 -15 -10 -5 0 5 10 15 20 -20 20

V_{CH} (V)

V_{CH} (V)

///XI//

Typical Operating Characteristics (continued)

 $(V_{AVDD} = +5V, V_{DVDD} = +3V, V_{AGND} = V_{DGND} = 0V, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu$ F, $C_{REF+} = C_{REF+10-REF-} = 2.2\mu$ F II 0.1μ F, $C_{COM} = 2.2\mu$ F II 0.1μ F, $C_{MSV} = 2.2\mu$ F II 0.1μ F (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), fIN = 500kHz, AIN = -0.4dBFS. TA = +25°C, unless otherwise noted.) (Figures 3 and 4)

V_{CH} (V)

¹²

Pin Description

	PIN				
MAX1304 MAX1308 MAX1312	MAX1305 MAX1309 MAX1313	MAX1306 MAX1310 MAX1314	NAME	FUNCTION	
1, 15, 17	1, 15, 17	1, 15, 17	AVDD	Analog Power Input. AVDD is the power input for the analog section of the converter. Apply +5V to AVDD. Connect all AVDD pins together. See the <i>Layout, Grounding, and Bypassing</i> section for additional information.	
2, 3, 14, 16, 23	2, 3, 14, 16, 23	2, 3, 14, 16, 23	AGND	Analog Ground. AGND is the power return for AVDD. Connect all AGND pins together.	
4	4	4	CH0	Channel 0 Analog Input	
5	5	5	CH1	Channel 1 Analog Input	
6	6	6	MSV	Midscale Voltage Bypass. For the unipolar MAX1304/MAX1305/MAX1306, connect a 2.2µF and a 0.1µF capacitor from MSV to AGND. For the bipolar MAX1308/MAX1309/MAX1310/MAX1312/MAX1313/MAX1314, connect MSV to AGND.	
7	7	—	CH2	Channel 2 Analog Input	
8	8	—	CH3	Channel 3 Analog Input	
9	_	—	CH4	Channel 4 Analog Input	
10	_	_	CH5	Channel 5 Analog Input	
11	_	_	CH6	Channel 6 Analog Input	
12	_	—	CH7 Channel 7 Analog Input		
13	13	13	INTCLK/ EXTCLK	Clock-Mode Select Input. Connect INTCLK/EXTCLK to AVDD to select the internal clock. Connect INTCLK/EXTCLK to AGND to use an external clock connected to CLK.	
18	18	18	REFMS	Midscale Reference Bypass or Input. REF _{MS} connects through a 5k_ resistor to the internal +2.5V bandgap reference buffer. For the MAX1304/MAX1305/MAX1306 unipolar devices, V _{REFMS} is the input to the unity-gain buffer that drives MSV. MSV sets the midpoint of the input voltage range. For internal reference operation, bypass REF _{MS} with a $\geq 0.01\mu$ F capacitor to AGND. For external reference operation, drive REF _{MS} with an external voltage from +2V to +3V. For the MAX1308/MAX1309/MAX1310/MAX1312/MAX1313/MAX1314 bipolar devices, connect REF _{MS} to REF. For internal reference operation, bypass the REF _{MS} /REF node with a $\geq 0.01\mu$ F capacitor to AGND. For external reference operation, to ypass the REF _{MS} /REF node with a $\geq 0.01\mu$ F capacitor to AGND. For external reference operation, bypass the REF _{MS} /REF node with a $\geq 0.01\mu$ F capacitor to AGND. For external reference operation, bypass the REF _{MS} /REF node with a $\geq 0.01\mu$ F capacitor to AGND. For external reference operation, drive the REF _{MS} /REF node with an external voltage from +2V to +3V.	
19	19	19	REF ADC Reference Bypass or Input. REF connects through a 5k_ resiston internal +2.5V bandgap reference buffer. For internal reference operation, bypass REF with a ≥ 0.01µF capacitor. For external reference operation with the MAX1304/MAX1305/MAX1301 unipolar devices, drive REF with an external voltage from +2V to +3V. For external reference operation with the MAX1308/MAX1309/MAX131 MAX1312/MAX1313/MAX1314 bipolar devices, connect REFMs to RE drive the REFMS/REF node with an external voltage from +2V to +3V.		

Pin Description (continued)

	PIN			
MAX1304 MAX1308 MAX1312	MAX1305 MAX1309 MAX1313	MAX1306 MAX1310 MAX1314	NAME	FUNCTION
20	20	20	REF+	Positive Reference Bypass. Bypass REF+ with a 0.1 μ F capacitor to AGND. Also bypass REF+ to REF- with a 2.2 μ F and a 0.1 μ F capacitor. VREF+ = VCOM + VREF/2.
21	21	21	СОМ	Reference Common Bypass. Bypass COM to AGND with a 2.2 μ F and a 0.1 μ F capacitor. V _{COM} = 13/25 x AVDD.
22	22	22	REF-	Negative Reference Bypass. Bypass REF- with a 0.1 μ F capacitor to AGND. Also bypass REF- to REF+ with a 2.2 μ F and a 0.1 μ F capacitor. V _{REF-} = V _{COM} - V _{REF} /2.
24, 39	24, 39	24, 39	DGND	Digital Ground. DGND is the power return for DVDD. Connect all DGND pins together.
25, 38	25, 38	25, 38	DVDD	Digital Power Input. DVDD powers the digital section of the converter, including the parallel interface. Apply +2.7V to +5.25V to DVDD. Bypass DVDD to DGND with a 0.1μ F capacitor. Connect all DVDD pins together.
26	26	26	D0	Digital I/O 0 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
27	27	27	D1	Digital I/O 1 of 12-Bit Parallel Data Bus. High impedance when $\overline{\text{RD}} = 1$ or $\overline{\text{CS}} = 1$.
28	28	28	D2	Digital I/O 2 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
29	29	29	D3	Digital I/O 3 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
30	30	30	D4	Digital I/O 4 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
31	31	31	D5	Digital I/O 5 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
32	32	32	D6	Digital I/O 6 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
33	33	33	D7	Digital I/O 7 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
34	34	34	D8	Digital Output 8 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
35	35	35	D9	Digital Output 9 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
36	36	36	D10	Digital Output 10 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
37	37	37	D11	Digital Output 11 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
40	40	40	EOC	End-of-Conversion Output. $\overline{\text{EOC}}$ goes low to indicate the end of a conversion. It returns high on the next rising CLK edge or the falling CONVST edge.
41	41	41	EOLC	End-of-Last-Conversion Output. EOLC goes low to indicate the end of the last conversion. It returns high when CONVST goes low for the next conversion sequence.
42	42	42	RD	Read Input. Pulling RD low initiates a read command of the parallel data bus.
43	43	43	WR	Write Input. Pulling $\overline{\text{WR}}$ low initiates a write command for configuring the device with D0–D7.



Pin Description (continued)

	PIN			
MAX1304 MAX1308 MAX1312	MAX1305 MAX1309 MAX1313	MAX1306 MAX1310 MAX1314	NAME	FUNCTION
44	44	44	CS	Chip-Select Input. Pulling \overline{CS} low activates the digital interface. Forcing \overline{CS} high places D0–D11 in high-impedance mode.
45	45	45	CONVST	Conversion Start Input. Driving CONVST high initiates the conversion process. The analog inputs are sampled on the rising edge of CONVST.
46	46	46	CLK	External Clock Input. For external clock operation, connect INTCLK/EXTCLK to AGND and drive CLK with an external clock signal from 100kHz to 20MHz. For internal clock operation, connect INTCLK/EXTCLK to AVDD and connect CLK to DGND.
47	47	47	SHDN	Shutdown Input. Driving SHDN high initiates device shutdown. Connect SHDN to DGND for normal operation.
48	48	48	CHSHDN	Active-Low Analog-Input Channel-Shutdown Input. Drive CHSHDN low to power down analog inputs that are not selected for conversion in the configuration register. Drive CHSHDN high to power up all analog input channels regardless of whether they are selected for conversion in the configuration register. See the <i>Channel Shutdown</i> (CHSHDN) section for more information.
_	9, 10, 11, 12	7, 8, 9, 10, 11, 12	I.C.	Internally connected. Connect I.C. to AGND.





Figure 1. Digital Load Test Circuit

Detailed Description

The MAX1304-MAX1306/MAX1308-MAX1310/MAX1312-MAX1314 are 12-bit ADCs. The devices offer 8, 4, or 2 independently selectable input channels, each with dedicated T/H circuitry. Simultaneous sampling of all active channels preserves relative phase information making these devices ideal for motor control and power monitoring. Three input ranges are available, 0 to +5V, \pm 5V and \pm 10V. The 0 to \pm 5V devices provide \pm 6V faulttolerant inputs. The ±5V and ±10V devices provide ±16.5V fault-tolerant inputs. Two-channel conversion results are available in 0.9µs. Conversion results from all eight channels are available in 1.98µs. The 8-channel throughput is 456ksps per channel. Internal or external reference and clock capability offer great flexibility, and ease of use. A write-only configuration register can mask out unused channels and a shutdown feature reduces power. A 20MHz, 12-bit, parallel data bus outputs the conversion results. Figure 2 shows the functional diagram of these ADCs.






Figure 3. Typical Bipolar Operating Circuit




Figure 4. Typical Unipolar Operating Circuit




Figure 5. Single-Channel, Equivalent Analog Input T/H Circuit

Analog Inputs

Track and Hold (T/H)

To preserve phase information across the multichannel MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314, all input channels have dedicated T/H amplifiers. Figure 5 shows the equivalent analog input T/H circuit for one channel.

The input T/H circuit is controlled by the CONVST input. When CONVST is low, the T/H circuit tracks the analog input. When CONVST is high the T/H circuit holds the analog input. The rising edge of CONVST is the analog input sampling instant. There is an aperture delay (t_{AD}) of 8ns and a 50ps_{RMS} aperture jitter (t_{AJ}). The aperture delay of each dedicated T/H input is matched within 100ps of each other.

To settle the charge on C_{SAMPLE} to 12-bit accuracy, use a minimum acquisition time (t_{ACQ}) of 100ns. Therefore, CONVST must be low for at least 100ns. Although longer acquisition times allow the analog input to settle to its final value more accurately, the maximum

acquisition time must be limited to 1ms. Accuracy with conversion times longer than 1ms cannot be guaranteed due to capacitor droop in the input circuitry.

Due to the analog input resistive divider formed by R1 and R2 in Figure 5, any significant analog input source resistance (R_{SOURCE}) results in gain error. Furthermore, R_{SOURCE} causes distortion due to nonlinear analog input currents. Limit R_{SOURCE} to a maximum of 100Ω .

Selecting an Input Buffer

To improve the input signal bandwidth under AC conditions, drive the input with a wideband buffer (>50MHz) that can drive the ADC's input capacitance (15pF) and settle quickly. For example, the MAX4431 or the MAX4265 can be used for the 0 to +5V unipolar devices, or the MAX4350 can be used for \pm 5V bipolar inputs.

Most applications require an input buffer to achieve 12-bit accuracy. Although slew rate and bandwidth are important, the most critical input buffer specification is settling time. The simultaneous sampling of multiple channels requires an acquisition time of 100ns. At the beginning of the acquisition, the ADC internal sampling capacitor array connects to the analog inputs, causing some disturbance. Ensure the amplifier is capable of settling to at least 12-bit accuracy during this interval. Use a low-noise, low-distortion, wideband amplifier that settles quickly and is stable with the ADC's 15pF input capacitance.

See the Maxim website at **www.maxim-ic.com** for application notes on how to choose the optimum buffer amplifier for your ADC application.

Input Bandwidth

The input-tracking circuitry has a 20MHz small-signal bandwidth, making it possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Input Range and Protection

The MAX1304/MAX1305/MAX1306 provide a 0 to +5V input voltage range with fault protection of \pm 6V. The MAX1308/MAX1309/MAX1310 provide a \pm 5V input voltage range with fault protection of \pm 16.5V. The MAX1312/MAX1313/MAX1314 provide a \pm 10V input voltage range with fault protection of \pm 16.5V. Figure 5 shows the single-channel equivalent input circuit.



Data Throughput

The data throughput (fTH) of the MAX1304–MAX1306/ MAX1308–MAX1310/MAX1312–MAX1314 is a function of the clock speed (fCLK). In internal clock mode, fCLK = 15MHz (typ). In external clock mode, 100kHz \leq fCLK \leq 20MHz. When reading during conversion (Figures 7 and 8), calculate fTH as follows:

$$f_{TH} = \frac{1}{t_{ACQ} + t_{QUIET} + \frac{12 + 3 x (N-1) + 1}{f_{CLK}}}$$

where N is the number of active channels and t_{QUIET} is the period of bus inactivity before the rising edge of CONVST. See the *Starting a Conversion* section for more information.

Table 1 uses the above equation and shows the total throughput as a function of the number of channels selected for conversion.

Clock Modes

The MAX1304–MAX1306/MAX1308–MAX1310/MAX1312– MAX1314 provide a 15MHz internal conversion clock. Alternatively, an external clock can be used.

Internal Clock

Internal clock mode frees the microprocessor from the burden of running the ADC conversion clock. For internal clock operation, connect INTCLK/EXTCLK to AVDD and connect CLK to DGND. Note that INTCLK/EXTCLK is referenced to AVDD, not DVDD.

External Clock

For external clock operation, connect INTCLK/EXTCLK to AGND and connect an external clock source to CLK. Note that INTCLK/EXTCLK is referenced to AVDD, not DVDD. The external clock frequency can be up to 20MHz. Linearity is not guaranteed with clock frequencies below 100kHz due to droop in the T/H circuits.

01		•	•	, ,			
CHANNELS SAMPLED (N)	CLOCK CYCLES UNTIL LAST RESULT	CLOCK CYCLE FOR READING LAST CONVERSION	TOTAL CONVERSION TIME (ns)	TOTAL THROUGHPUT (ksps)	THROUGHPUT PER CHANNEL (fth)		
1	12	1	800	983	983		
2	15	1	1000	1643	821		
3	18	1	1200	2117	705		
4	21	1	1400	2474	618		
5	24	1	1600	2752	550		
6	27	1	1800	2975	495		
7	30	1	2000	3157	451		
8	33	1	2200	3310	413		

Table 1. Throughput vs. Channels Sampled: fcLK = 15MHz, tACQ = 100ns, tQUIET = 50ns

Applications Information

Digital Interface

The bidirectional parallel digital interface allows for setting the 8-bit configuration register (see the *Configuration Register* section) and reading the 12-bit conversion result. The interface includes the following control signals: chip select (\overline{CS}), read (\overline{RD}), write (\overline{WR}), end of conversion (\overline{EOC}), end of last conversion (\overline{EOLC}), conversion start (\underline{CONVST}), shutdown (SHDN), channel shutdown (\overline{CHSHDN}), internal clock select (INTCLK/ \overline{EXTCLK}), and external clock input (CLK). Figures 6, 7, 8, 9, Table 2, and the *Timing Characteristics* show the operation of the interface. D0–D7 are bidirectional, and D8–D11 are output only. D0–D11 go high impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.

Configuration Register

Enable channels as active by writing to the configuration register through I/O lines D0–D7 (Table 2). The bits in the configuration register map directly to the channels, with D0 controlling channel zero, and D7 controlling channel seven. Setting any bit high activates the corresponding input channel, while resetting any bit low deactivates the corresponding channel. On the devices with less than eight channels, some of the bits have no function (Table 2).

To write to the configuration register, pull \overline{CS} and \overline{WR} low, load bits D0 through D7 onto the parallel bus, and force \overline{WR} high. The data are latched on the rising edge of \overline{WR} (Figure 6). Write to the configuration register at any point during the conversion sequence. At power-up, write to the configuration register to select the active channels before beginning a conversion.

However, the new configuration does not take effect until the next CONVST falling edge. At power-up all channels default active. Shutdown does not change the configuration register. The configuration register may <u>be written</u> to in shutdown. See the *Channel Shutdown* (CHSHDN) section for information about using the configuration register for power saving.




Figure 6. Write Timing

PART NUMBER	STATE	BIT/CHANNEL								
		D0/CH0	D1/CH1	D2/CH2	D3/CH3	D4/CH4	D5/CH5	D6/CH6	D7/CH7	
MAX1304 MAX1308 MAX1312	ON	1	1	1	1	1	1	1	1	
	OFF	0	0	0	0	0	0	0	0	
MAX1305 MAX1309 MAX1313	ON	1	1	1	1	Х	Х	Х	Х	
	OFF	0	0	0	0	Х	Х	Х	Х	
MAX1306 MAX1310 MAX1314	ON	1	1	Х	Х	Х	Х	Х	Х	
	OFF	0	0	Х	Х	Х	Х	Х	Х	

X = Don't care (must be 1 or 0).

Table 2. Configuration Register




Figure 7. Read During Conversion—Channel 0 and Channel 1 Selected, Internal Clock

Starting a Conversion

To start a conversion using internal clock mode, pull CONVST low for the acquisition time (t_{ACQ}). The T/H acquires the signal while CONVST is low, and conversion begins on the rising edge of CONVST. The end-of-conversion signal (EOC) pulses low whenever a conversion result becomes available for read. The end-of-last-conversion signal (EOLC) goes low when the last conversion result is available (Figure 7).

To start a conversion using external clock mode, pull CONVST low for the acquisition time (t_{ACQ}). The T/H acquires the signal while CONVST is low. The rising edge of CONVST is the sampling instant. Apply an external clock to CLK to start the conversion. To avoid T/H droop degrading the sampled analog input signals,

the first CLK pulse must occur within 10µs from the rising edge of CONVST. Additionally, the external clock frequency must be greater than 100kHz to avoid T/H droop-degrading accuracy. The first conversion result is available for read when EOC goes low on the rising edge of the 13th clock cycle. Subsequent conversion results are available after every third clock cycle thereafter (Figures 8 and 9).

In both internal and external clock modes, hold CONVST high until the last conversion result is read. If CONVST goes low in the middle of a conversion, the current conversion is aborted and a new conversion is initiated. Furthermore, there must be a period of bus inactivity (tquIET) for 50ns or longer before the falling edge of CONVST for the specified ADC performance.






Figure 8. Read During Conversion—Channel 3 and Channel 7 Selected, External Clock

Reading a Conversion Result

Reading During a Conversion

Figures 7 and 8 show the interface signals to initiate a read operation during a conversion cycle. These figures show two channels selected for conversion. If more channels are selected, the results are available successively at every EOC falling edge. CS can be low at all times, low during the RD cycles, or the same as RD.

After initiating a conversion by bringing CONVST high, wait for EOC to go low. In internal clock mode, EOC goes low within 900ns. In external clock mode, EOC goes low on the rising edge of the 13th CLK cycle. To read the conversion result, drive CS and RD low to latch data to the parallel digital output bus. Bring RD

high to release the digital bus. In internal clock mode, the next $\overline{\text{EOC}}$ falling edge occurs within 225ns. In external clock mode, the next $\overline{\text{EOC}}$ falling edge occurs in three CLK cycles. When the last result is available $\overline{\text{EOLC}}$ goes low.

Reading After Conversion

Figure 9 shows the interface signals for a read operation after a conversion with all eight channels enabled. At the falling of $\overline{\text{EOLC}}$, driving $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low places the first conversion result onto the parallel bus. Successive low pulses of $\overline{\text{RD}}$ place the successive conversion results onto the bus. When the last conversion results in the sequence are read, additional read pulses wrap the pointer back to the first converted result.

MAX1304-MAX1306/MAX1308-MAX1310/MAX1312-MAX1314






Figure 9. Read After Conversion—Eight Channels Selected, External Clock

Power-Up Reset

At power-up, all channels are selected for conversion (see the *Configuration Register* section). After applying power, allow the 1ms wake-up time to elapse and then initiate a dummy conversion and discard the results. After the dummy conversion is complete, accurate conversions can be obtained.

Power-Saving Modes

Shutdown Mode

During shutdown the internal reference and analog circuits in the device shutdown and the analog supply current drops to 0.6µA (typ). Select shutdown mode using the SHDN input. Set SHDN high to enter shutdown mode. SHDN takes precedence over CHSHDN.

Entering and exiting shutdown mode does not change the configuration byte. However, a new configuration byte can be written while in shutdown mode by following the standard write procedure shown in Figure 6.

EOC and EOLC are high when the MAX1304–MAX1306/ MAX1308–MAX1310/MAX1312–MAX1314 are shut down.

The state of the digital outputs D0–D11 is independent of the state of SHDN. If CS and RD are low, the digital outputs D0–D11 are active regardless of SHDN. The digital outputs only go high impedance when CS or RD is high. When the digital outputs are powered down, the digital supply current drops to 20nA. Exiting shutdown (falling edge of SHDN) starts a conversion in the same way as the rising edge of CONVST. After coming out of shutdown, initiate a dummy conversion and discard the results. After the dummy conversion, allow the 1ms wake-up time to expire before initiating the first accurate conversion.

Channel Shutdown (CHSHDN)

The channel-shutdown feature allows analog input channels to be powered down when they are not selected for conversion. Powering down channels that are not selected for conversion reduces the analog supply current by 2.9mA per channel. To power down channels that are not selected for conversion, pull CHSHDN low. See the *Configuration Register* section for information on selecting and deselecting channels for conversion.

The drawback of powering down analog inputs that are not selected for conversion is that it takes time to power them up. Figure 10 shows how a dummy conversion is used to power up an analog input in external clock mode. After selecting a new channel in the configuration register, initiate a dummy conversion and discard the results. After the dummy conversion, allow the 1ms wake-up time (t_{WAKE}) to expire before initiating the first accurate conversion.




Figure 10. Powering Up an Analog Input Channel with a Dummy Conversion and Wake-Up Time (CHSHDN = 0, External-Clock Mode, One Channel Selected)




Figure 11. Powering Up an Analog Input Channel Directly (CHSHDN = 1, External-Clock Mode, One Channel Selected)

MAX1304-MAX1306/MAX1308-MAX1310/MAX1312-MAX1314