imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



EVALUATION KIT

AVAILABLE



4-Channel, Automotive Class D Audio Amplifier

General Description

The MAX13301 combines four high-efficiency Class D amplifiers with integrated diagnostic hardware for reliable automotive audio systems, and delivers up to 80W at 10% THD+N per channel into 4Ω when operating from a 24V supply.

The internal diagnostics evaluate each channel's output impedance to check for shorts across the outputs, to the battery, or to ground. The I²C interface allows the system to query critical device parameters such as device temperature and output clipping. The device is programmable to four different I²C addresses.

The audio amplifiers feature single-ended analog inputs with a common negative input. The MAX13301 has a fixed gain of 26dB.

The Class D amplifier has 10 programmable switching frequencies between 300kHz and 750kHz.

The BTL outputs are protected against short circuits and thermal overload. The outputs can be configured as a 2-, 3-, or 4-channel amplifier. The device provides 50V load-dump protection, and is offered in the thermally enhanced, 48-pin TSSOP-EPR package operating over the -40°C to +125°C temperature range.

Applications

Car Stereo

Rear-Seat Entertainment Units

Discrete Amplifier Modules

Active Loudspeaker Systems

Typical Operating Circuit appears at end of data sheet.

Radio Head Units

Mobile Surround Systems

Features

- High Output Power (10% THD+N)
 - \diamond 2 x 160W into 2Ω at 24V \diamond 4 x 80W into 4Ω at 24V
- ♦ 2 Channels Can Be Paralleled
- Feedback After the Filter
 Improves THD+N
 - Low Output Impedance
 - ♦ High-Frequency Response
 - ♦ Improved Damping of Complex Loads
 - ♦ Enables Low-Cost Inductors
- 102dB SNR
- ♦ Low 0.04% THD+N
- ♦ 70dB PSRR
- On-Board Diagnostics
 - ♦ Short-to-Battery/GND
 - ♦ Open/Shorted Load
 - ♦ Tweeter Detect
- Protection and Monitoring Functions:
 - ♦ Short-Circuit Protection
 - ♦ 50V Load-Dump Protection
 - ♦ Programmable Clip Detection
 - OC Offset Detection
 - ♦ Open Battery/GND Tolerant
 - ♦ Thermal-Overload Protection
 - ♦ Thermal Warning Indication
- Four-Address I²C Control Interface
- Low-Power Shutdown Mode
- Up to 90.5% Efficiency
- ♦ -40°C to +125°C Ambient Operating Temperature
- ♦ 48-Pin TSSOP-EPR (Top Side Exposed Pad) Package
- ♦ AEC-Q100 Qualified

Ordering Information

PART	PIN-PACKAGE	SUPPLY VOLTAGE RANGE (V)				
MAX13301AUM/V+	48 TSSOP-EPR*	6 to 25.5				

Note: The device operates over the -40°C to +125°C operating

temperature range.

N denotes an automotive qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EPR = Top side exposed pad.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

PVDD to PGND	0.3V to +30V
PVDD to PGND (t < 200ms)	0.3V to +50V
PVDD Ramp Rate	25V/ms
V _{DD5} , CM to PGND	0.3V to +6V
CP to PGND(VPVDD -	0.3V) to (VCHOLD + 0.3V)
CHOLD to PVDD	0.3V to +6V
OUT_ to PGND, FB_ to PGND	0.3V to (V _{PVDD} + 0.3V)
VDD to GND	0.3V to +6V
REF to GND	0.3V to +6V
SCL, SDA, SYNC to GND	0.3V to +6V

MUTE_CL1, CL0, FLT_OT, EN to GND IN_ to GND GND to PGND	0.3V to +6V
Continuous Power Dissipation (Notes 1 and 2 TSSOP (derate 16.7mW/°C above 70°C)	/
Operating Temperature Range Junction Temperature Range Storage Temperature Range Lead Temperature (soldering, 10s) Soldering Temperature (reflow)	40°C to +125°C 40°C to +150°C 65°C to +150°C 4300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Notes 1 and 2)

TSSOP

Junction-to-Ambient Thermal Resistance (θ_{JA})60°C/W Junction-to-Case Thermal Resistance (θ_{JC})1°C/W

- Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.
- **Note 2:** The 48-pin TSSOP-EPR package has a top side exposed pad for enhanced thermal management. Connect this exposed pad to an external heatsink to ensure the device is adequately cooled. The maximum power dissipation in the device is a function of this external heatsink and other system parameters. See the *Thermal Information* section for more information.

ELECTRICAL CHARACTERISTICS

 $(V_{PVDD} = 14.4V, V_{DD} = V_{DD5} = 5V, V_{GND} = V_{PGND} = 0V, f_{SW} = 500kHz, MAP.COMP[2:0] = (see Table 20 for applicable setting), TA = -40°C to +125°C; typical values are at TA = +25°C, unless otherwise noted.) (Note 3)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
AMPLIFIER DC CHARACTERIS	TICS					
			8		25.5	
Supply Voltage Range	Vpvdd	Operational	6			V
	V _{DD5}		4.75	5	5.5	
	VDD		4.5	5	5.5	
PVDD UVLO Threshold		Falling	5.2	5.35	5.6	V
PVDD OVLO Threshold		Rising	26	27	30	V
PVDD OVLO Response Timing		Rising	4	14	55	μs
OUT_ and FB_ Voltage		OV active		V _{PVDD} /2		V
Vee LIV/ Threehold		Falling	4.2		4.35	
V _{DD} UV Threshold		Rising		4.5	4.6	V
VDD UV Threshold Hysteresis			0.1	0.2		V
V _{DD} UV Threshold Deglitch				1		μs
	IPVDD			70		μA
Quiescent Supply Current	IVDD5	I_{VDD5} RL = ∞ , play mode (CTRL2 = 0x0F)		60	72	
	Ivdd			50	75	mA



ELECTRICAL CHARACTERISTICS (continued)

 $(VPVDD = 14.4V, VDD = VDD5 = 5V, VGND = VPGND = 0V, fSW = 500kHz, MAP.COMP[2:0] = (see Table 20 for applicable setting), T_A = -40°C to +125°C; typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
	IPVDD_	TA = +25°C, VEN =	OV		7			
PVDD Shutdown Supply Current	SHDN	$T_A = T_{MIN}$ to +85°C			17	μA		
	IVDD5_	T _A = +25°C, V _{EN} =		0.1				
V _{DD5} Shutdown Supply Current	SHDN	$T_A = T_{MIN}$ to +85°C	$V_{\rm EN} = 0V$			2	μA	
Vez Chutdown Cupply Current		$T_A = +25^{\circ}C, V_{EN} =$	0V		0.1			
V _{DD} Shutdown Supply Current	IVDD_SHDN	TA = TMIN to +85°C	C, VEN = OV			2	μA	
Ctondby Cupply Current	IVDD5				1			
Standby Supply Current	IVDD	$CTRL2 = 0x20, V_{EN}$] = 5V		10		mA	
Output Leakage		VOUT_ = 14.4V				200		
Oulpul Leakage		$V_{OUT} = 0V$				1	μA	
Output Discharge Current		CTRL3.DIS = 1			8		mA	
R _{DS(ON)} per Output		Excluding wire bon	d resistance		70		mΩ	
FB_ Resistance					310		kΩ	
Output Offset	Vos	TA = +25°C, mute r no input signal	+25°C, mute mode (CTRL2 = 0x00), put signal			15	mV	
		TA = TMIN to TMAX			100			
OUT_ Output Impedance					100		mΩ	
AMPLIFIER AC CHARACTERIS	rics							
		THD+N = 1%, R _L = 4 Ω , V _{PVDD} = 24V			66			
Output Power	Роит	THD+N = 10%, RL		80		W		
	1001	THD+N = 10%, RL parallel mode		160				
Signal-Path Gain					26		dB	
Channel-to-Channel Gain Tracking				-1	+0.1	+1	dB	
		IN0+, IN1+, IN2+, I	N3+		20			
Input Resistance		IN-			5		kΩ	
Mute Attenuation		Guaranteed by des only	ign, test is functional	90	100		dB	
			IN-	5	10			
Precharge Current		CTRL1.PRE = 1	IN_+	1	2		mA	
		$V_{DD} = 4.5V$ to 5.5V			70		1	
Power-Supply Rejection Ratio		VPVDD = 1VP-P ripple, 100Hz to 10kHz VPVDD = 8V to 25.5V			60		dB	
					68			
REF Voltage		$C_{\text{REF}(\text{MIN})} = 1 \mu F$			2.224		V	
REF Output Impedance		DC			800		Ω	
Input Voltage Range		AC-coupled				1.2	VRMS	



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{PVDD} = 14.4V, V_{DD} = V_{DD5} = 5V, V_{GND} = V_{PGND} = 0V, f_{SW} = 500kHz, MAP.COMP[2:0] = (see Table 20 for applicable setting), T_A = -40°C to +125°C; typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)$

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS	
Total Harmonic Distortion Plus	THD+N	$P_{OUT} = 10W, R_L = 4$ 20kHz AES17 filter, f		0.04	0.14	- %		
Noise		POUT = 1W to 10W, to 20kHz AES17 filte	$R_L = 4\Omega$, BW = 22Hz r, f = 1kHz		0.1	70		
		A-weighted, VPVDD =	= 24V		100			
Noise	Ν	22Hz to 22kHz, V _{PVE}	DD = 24V		140		↓ ↓ VRMS	
		A-weighted, CTRL5.S SSEN = 1, VPVDD = 2			100			
Crosstalk		POUT_ = 4W, f = 1kH	Hz to 10kHz		60		dB	
Efficiency	η	$R_L = 4\Omega$, $P_{OUT} = 20$ V _{DD} supplied from a supply			88		%	
Internal Switching Frequency Adjust Range		6 to 15 clock-divider	range	300		750	kHz	
ONE-TIME DIAGNOSTICS								
Short-to-Ground Detection		CTRL2.STBY = 0, CT	TRL3.SDET = 1		75		Ω	
Short-to-PVDD Detection Threshold		CTRL2.STBY = 1, CTRL3.SDET = 1			6		V	
Open-Load Detection		CTRL3.LDM = 1, power amplifier mode CTRL3.LDM = 0, line-driver mode		70	100		Ω	
				200	300			
		15kHz < f < 25kHz,	CTRL3.HCL = 0	160	291	500		
Low-Current Threshold		$T_A = +25^{\circ}C,$ CTRL3.TW = 1	CTRL3.HCL = 1	200	364	625	- mA	
		f < 20Hz,	CTRL3.HCL = 0	0.65	1.15	1.85		
High-Current Threshold		CTRL3.TW = 0	CTRL3.HCL = 1	0.9 1.65 2.15		2.15	- A	
CONTINUOUS DIAGNOSTICS								
Differential Output Offset Voltage Threshold		No audio in play mo	de	0.56	1.04	1.6	V	
			CTRL1.CLVL[1:0] = 11	1				
		D. 10	CTRL1.CLVL[1:0] = 01		3			
Clip-Detect Threshold		$R_L = 4\Omega$	CTRL1.CLVL[1:0] = 10		5		- %THDN	
			CTRL1.CLVL[1:0] = 00		10		1	

ELECTRICAL CHARACTERISTICS (continued)

 $(VPVDD = 14.4V, VDD = VDD5 = 5V, VGND = VPGND = 0V, fSW = 500kHz, MAP.COMP[2:0] = (see Table 20 for applicable setting), T_A = -40°C to +125°C; typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)$


PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS	
		OUT shorted to ground/PVDD,	CTRL3.HCL = 0		1.03			
Short-to-Ground/PVDD		$CTRL1.CL_TH = 1$	CTRL3.HCL = 1		1.28		Δ.	
Short-to-Ground/PVDD		OUT shorted	CTRL3.HCL = 0		3.09		- A	
		to ground/PVDD, CTRL1.CL_TH = 0	CTRL3.HCL = 1		3.86			
Level 1 Output Current Limit	ILIM1	CTRL3.HCL = 0		5.5	7		A	
Level 2 Output Current Limit	I _{LIM2}	CTRL3.HCL = 1		7	8.75		A	
THERMAL PROTECTION								
Thermal Warning Range 1		Guaranteed monoto	nic		110		°C	
Thermal Warning Range 2		Guaranteed monoto	nic		120		°C	
Thermal Warning Range 3		Guaranteed monoto	nic		130		°C	
Thermal Warning Range 4		Guaranteed monoto	nic		140		°C	
Thermal Shutdown Level		Guaranteed monoto	nic	150	165		°C	
Thermal Warning Hysteresis					5		°C	
Thermal Shutdown Hysteresis				15			°C	
CHARGE PUMP		1		·				
Switching Frequency		$f_{CP} = f_{SW}$		300		750	kHz	
Soft-Start Time					100		μs	
Charge-Pump Output Impedance		Guaranteed by FET measurement	RDS(ON)		1.8		Ω	
Output Voltage				,	VPVDD + 5		V	
INTERNAL OSCILLATOR		1					,	
SYNC I/O Frequency Range		2x switching frequer	псу	0.6		1.5	MHz	
Frequency		Spread-spectrum di	sabled	17.1	18	18.9	MHz	
DIGITAL INTERFACE (SCL, SD	A, ADDR, CL	0, MUTE_CL1, EN, S	SYNC, FLT_OT)					
SYNC High		CTRL1.CM[1:0] = 0	1, ISOURCE = 3mA	4.5			V	
SYNC Low		CTRL1.CM[1:0] = 0	1, Isink = 3mA			0.4	V	
Input Voltage High	Vinh			2.0			V	
Input Voltage Low	VINL					0.8	V	
Input Voltage Hysteresis					300		mV	
Input Leakage Current		SDA, SCL, CLO, MU	TE_CL1, FLT_OT			±10	μA	
Output Low Voltage		SDA, CLO, MUTE_C FLT_OT	L1, ISINK = 3mA,			0.4	V	
Dulldown Current		MUTE_CL1			5	13		
Pulldown Current		EN			10	18	- μΑ	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{PVDD} = 14.4V, V_{DD} = V_{DD5} = 5V, V_{GND} = V_{PGND} = 0V, f_{SW} = 500 \text{kHz}, MAP.COMP[2:0] = (see Table 20 for applicable setting), TA = -40°C to +125°C; typical values are at TA = +25°C, unless otherwise noted.) (Note 3)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I ² C TIMING	·		!			
Output Fall Time	tOF	C _{BUS} = 10pF to 400pF			250	ns
Pin Capacitance					10	pF
Clock Frequency	fscl				400	kHz
SCL Low Time	tLOW		1.3			μs
SCL High Time	thigh		0.6			μs
START Condition Hold Time	thd:Sta	Repeated START condition	0.6			μs
START Condition Setup Time	tsu:sta	Repeated START condition	0.6			μs
Data Hold Time	thd:dat		0		900	ns
Data Setup Time	tsu:dat		100			ns
Input Rise Time	t _R	SCL, SDA			300	ns
Input Fall Time	tF	SCL, SDA			300	ns
STOP Condition Setup Time	tsu:sto		0.6			μs
Bus Free Time	tBUF	Between START and STOP conditions	1.3			μs
Maximum Bus Capacitance	CBUS	Per bus line			400	pF

Note 3: All units are 100% production tested at $T_A = +25^{\circ}C$. All temperature limits are guaranteed by design.




Typical Operating Characteristics


 $(V_{PVDD} = 24V, V_{DD} = V_{DD5} = 5V, V_{GND} = V_{PGND} = 0V, f_{SW} = 500 \text{kHz}, MAP.COMP[2:0] = 011, see Table 32 for LC filter value, T_A = +25°C, unless otherwise noted.)$

MAX13301


Typical Operating Characteristics (continued)


 $(V_{PVDD} = 24V, V_{DD} = V_{DD5} = 5V, V_{GND} = V_{PGND} = 0V, f_{SW} = 500 \text{kHz}, MAP.COMP[2:0] = 011, see Table 32 for LC filter value, T_A = +25°C, unless otherwise noted.)$






SPREAD-SPECTRUM MODULATION WIDEBAND OUTPUT SPECTRUM





100



Pin Configuration

Pin Description

PIN	NAME	FUNCTION
1, 24, 25, 48	PVDD	Audio Output Power-Supply Input. Bypass each PVDD to its PGND pair locally with 0.1μ F and 4.7μ F ceramic capacitors. Each PVDD/PGND pair consists of one PVDD and two PGNDs. The PVDD/PGND pairs are 1 and 9-10, 48 and 39-40, 24 and 11-12, and 25 and 37-38. Bypassing PVDD locally minimizes the area of di/dt loops. An additional 1000μ F, low-ESR electrolytic capacitor should be placed from 1 and 48 to PGND and 24 and 25 to PGND.
2	FB2+	Output 2 Positive Feedback. Connect to the LC filter's positive output through a 150 Ω ±1% resistor.
3	FB2-	Output 2 Negative Feedback. Connect to the LC filter's negative output through a 150 \pm 1% resistor.

TSSOP

Pin Description (continued)

4 FB3+ Output 3 Positive Feedback. Connect to the LC filter's positive output through a 150Ω ±1% resistor. 5 FB3- Output 3 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor. 6 CLD Active-Low Open-Drain Olip 0 Output. CLD is configurable to provide clipping indication for outputs 0 and 1 or or all four outputs. 7 OUT3+ Channel 3 Power Amplifier Positive Output 9-12, PGND Audio Output Power Ground 13 OUT2+ Channel 2 Power Amplifier Positive Output 14 OUT2- Channel 2 Power Amplifier Positive Output 14 OUT2- Channel 2 Power Amplifier Positive Output 14 OUT2- Channel 2 Power Amplifier Positive Output 15 MUTE_CLT Nate Input or Active-Low Open-Drain Olip 1 Output. MUTE_CLT is configurable as a mute input or as an open-drain olip indicator output X and 3. This pin also selects the low bit of the IP2 address and is latched upon the rising edge of the EN pin. MUTE_CLT and a simitemal Sup aduldown. 16 IN- Common Audio Negative Input. IN- has 5kΩ of input resistance. Bypass to analog ground with 2µE or 4 x 0R_1 = 0. 17 GND Analog Ground SV Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor of at least 0.47µE to INA+.	PIN	NAME	FUNCTION
5 FB3- resistor. Output 3 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ± 1% resistor. 6 GL0 Active-Low Open-Drain Clip 0 Output. GL0 is configurable to provide clipping indication for outputs 0 and 1 or for all four outputs. 7 OUT3+ Channel 3 Power Amplifier Positive Output 8 OUT3- Channel 3 Power Amplifier Negative Output 9-12, 37-40, 43 PGND Audio Output Power Ground 13 OUT2- Channel 2 Power Amplifier Positive Output 14 OUT2- Channel 2 Power Amplifier Negative Output 14 OUT2- Channel 2 Power Amplifier Positive Output. 15 MUTE_CL1 Mute Input or Active-Low Open-Drain Clip 1 Output. MUTE_CL1 is configurable as a mute input or as an open-drain clip indicator output. When configured as an input, drive MUTE_CL1 low to mute all four outputs. As an output. MUTE_CL1 provides clipping indication for outputs 2 and 3. This pin also selects the low bit of the 12C address and is latched upon the rising edge of the EN pin. MUTE_CL1 has an internal Sup Auldown. 16 IN- Common Audio Negative Input. IN- has SkΩ of input resistance. Bypass to analog ground with 2µF or 4 × ClN_+. 19 IN0+ Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+. 20 I	4	FB3+	
b CLU 0 and 1 or for all four outputs. 7 OUT3+ Channel 3 Power Amplifier Positive Output 8 OUT3- Channel 3 Power Amplifier Negative Output 9-12, 37-40, 43 PGND Audio Output Power Ground 13 OUT2+ Channel 2 Power Amplifier Negative Output 14 OUT2- Channel 2 Power Amplifier Negative Output 15 MUTE_CL1 Mule Input or Active-Low Open-Orain Clip 1 Output. MUTE_CL1 is configurable as a mute input or as an open-drain clip indicator output. When configured as an input, drive MUTE_CL1 low to mute all four outputs. As an output. MUTE_CL1 provides clipping indication for outputs 2 and 3. This pin also selects the low bit of the I/2 address and is latched upon the rising edge of the EN pin. MUTE_CL1 has an internal Sub_ApulIdown. 16 IN- Common Audio Negative Input. IN- has 5kQ of input resistance. Bypass to analog ground with 2µF or 4 × CIN_+. 18 VpD 5V Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor to GND. VpD provides power to the analog and digital circuitry. 19 IN0+ Channel 1 Audio Input. IN0+ has 20kQ of input resistance. Connect a series capacitor of at least 0.47µF to IN1+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor. 22 IN1+ Channel 3 Audio Inpu	5	FB3-	Output 3 Negative Feedback. Connect to the LC filter's negative output through a 150 Ω ±1%
8 OUT3- Channel 3 Power Amplifier Negative Output 9-12, 37-40, 43 PGND Audio Output Power Ground 13 OUT2+ Channel 2 Power Amplifier Negative Output 14 OUT2- Channel 2 Power Amplifier Negative Output 14 OUT2- Channel 2 Power Amplifier Negative Output 15 MUTE_CLT Mute Input or Active-Low Open-Drain Clip 1 Output. MUTE_CLT is configurable as a mute input or as an open-drain clip indicator output. When configured as an input, drive MUTE_CLT low to mute all four outputs. As an output, MUTE_CLT provides clipping indication for outputs 2 and 3. This pin also selects the low bid to the 12C address and is latched upon the rising edge of the EN pin. MUTE_CLT has an internal 5µA pulldown. 16 IN- Common Audio Negative Input. IN- has 5kΩ of input resistance. Bypass to analog ground with 2µF or 4 x CIN_+. 17 GND Analog Ground 18 VDD SV Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor of at least 0.47µF to IN0+. 20 IN1+ Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN1+. 21 REF 2.2V Reference Output. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+. 23 IN3+ Channel 3 Audio Input. IN2+ has	6	CLO	
9-12, 37-40, 43 PGND Audio Output Power Ground 13 OUT2+ Channel 2 Power Amplifier Positive Output 14 OUT2- Channel 2 Power Amplifier Negative Output 15 MUTE_CL1 Mute Input or Active-Low Open-Drain Clip 1 Output. MUTE_CLT is configurable as a mute input or as an open-drain clip indicator output. When configured as an input, drive MUTE_CL1 low to mute all four outputs. As an output. MUTE_CL1 provides Clipping indication for outputs 2 and 3. This pin also selects the low bit of the I/2 address and is latched upon the rising edge of the EN pin. MUTE_CL1 has an internal SµA puldown. 16 IN- Common Audio Negative Input. IN- has 5kΩ of input resistance. Bypass to analog ground with 2µF or 4 x ClN_+. 17 GND Analog Ground 18 VDD SV Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor to GND. Vpp provides power to the analog and digital circuitry. 19 IN0+ Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN1+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor. 22 IN3+ Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+. 23 IN3+ Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of a	7	OUT3+	Channel 3 Power Amplifier Positive Output
37-40, 43 PGND Audio Output Power Ground 13 OUT2+ Channel 2 Power Amplifier Positive Output 14 OUT2- Channel 2 Power Amplifier Positive Output 15 MUTE_CL1 Mute Input or Active-Low Open-Drain Clip 1 Output. MUTE_CL1 is configurable as a mute input or as an open-drain clip indicator output. When configured as an input, drive MUTE_CL1 low to mute all four outputs. As an output, MUTE_CLT provides Clipping indication for outputs 2 and 3. This pin also selects the low bit of the I ² C address and is latched upon the rising edge of the EN pin. MUTE_CL1 has an internal SµA pulldown. 16 IN- Common Audio Negative Input. IN- has SkΩ of input resistance. Bypass to analog ground with 2µF or 4 x ClN_+. 17 GND Analog Ground 18 VpD SV Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor to GND. VpD provides power to the analog and digital circuitry. 19 IN0+ Channel 0 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+. 20 IN1+ Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor. 23 IN3+ Channel 2 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+. 24 SYNC Sync I/O.1 m aster mode, SYNC outputs a clock signal that is synchronized to that of the mo	8	OUT3-	Channel 3 Power Amplifier Negative Output
14 OUT2- Channel 2 Power Amplifier Negative Output 15 MUTE_CL1 Mute Input or Active-Low Open-Drain Clip 1 Output. MUTE_CL1 is configurable as a mute input or as an open-drain clip indicator output. When configured as an input, drive MUTE_CL1 low to mute all four outputs. As an output, MUTE_CL T provides clipping indication for outputs 2 and 3. This pin also selects the low bit of the I/C address and is latched upon the rising edge of the EN pin. MUTE_CLT has an internal 5μA pulldown. 16 IN- Common Audio Negative Input. IN- has 5kΩ of input resistance. Bypass to analog ground with 2μF or 4 x ClN_+. 17 GND Analog Ground 18 VDD 5V Analog Power-Supply Input. Bypass with a 2.2μF or larger ceramic capacitor to GND. Vpp provides power to the analog and digital circuitry. 19 IN0+ Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN0+. 20 IN1+ Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN1+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1μF ceramic capacitor. 22 IN2+ Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN3+. 23 IN3+ Channel 3 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN3+. 26 SYNC <td< td=""><td></td><td>PGND</td><td>Audio Output Power Ground</td></td<>		PGND	Audio Output Power Ground
Mute Input or Active-Low Open-Drain Clip 1 Output. MUTE_CL1 is configurable as a mute input or as an open-drain clip indicator output. When configured as an input, drive MUTE_CL1 low to mute all four outputs. As an output, MUTE_CL1 provides clipping indication for outputs 2 and 3. This pin also selects the low bit of the I2C address and is latched upon the rising edge of the EN pin. MUTE_CL1 has an internal 5µA pulldown. 16 IN- Common Audio Negative Input. IN- has 5kΩ of input resistance. Bypass to analog ground with 2µF or 4 x Cln_++. 17 GND Analog Ground 18 VpD SV Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor to GND. VpD provides power to the analog and digital circuitry. 19 IN+ Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+. 20 IN1+ Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor. 22 IN2+ Channel 3 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+. 23 IN3+ Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+. 26 SYNC Symc I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave m	13	OUT2+	Channel 2 Power Amplifier Positive Output
15 Autre_CLT as an open-drain clip indicator output. When configured as an input, drive MUTE_CLT low to mute all four outputs. As an output, MUTE_CLT provides clippin glidication for outputs 2 and 3. This pin also selects the low bit of the I/C address and is latched upon the rising edge of the EN pin. MUTE_CLT has an internal 5µA pulldown. 16 IN- Common Audio Negative Input. IN- has 5kΩ of input resistance. Bypass to analog ground with 2µF or 4 x CIN_+. 17 GND Analog Ground 18 VpD SV Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor to GND. VpD provides power to the analog and digital circuitry. 19 IN0+ Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+. 20 IN1+ Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN1+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor. 22 IN2+ Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+. 23 IN3+ Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+. 24 SYNC Sync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator. <t< td=""><td>14</td><td>OUT2-</td><td>Channel 2 Power Amplifier Negative Output</td></t<>	14	OUT2-	Channel 2 Power Amplifier Negative Output
16 IN- or 4 x CIN_+. 17 GND Analog Ground 18 VpD 5V Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor to GND. VpD provides power to the analog and digital circuitry. 19 IN0+ Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+. 20 IN1+ Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN1+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor. 22 IN2+ Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+. 23 IN3+ Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+. 26 SYNC Sync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC bis a clock input and serves as the clock source for the modulator. 27 EN Enable Input. Connect EN to Vpp for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10µA pulldown on EN. 28 SCL I/C Serial-Clock Input 29 SDA I/C Serial-Clock Input 30 FB1- Output 1 Negative Feedback. Connect t	15	MUTE_CL1	as an open-drain clip indicator output. When configured as an input, drive MUTE_CL1 low to mute all four outputs. As an output, MUTE_CL1 provides clipping indication for outputs 2 and 3. This pin also selects the low bit of the I ² C address and is latched upon the rising edge of the EN pin.
18 VDD 5V Analog Power-Supply Input. Bypass with a 2.2µF or larger ceramic capacitor to GND. VDD provides power to the analog and digital circuitry. 19 IN0+ Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+. 20 IN1+ Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN1+. 21 REF 2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor. 22 IN2+ Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+. 23 IN3+ Channel 3 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+. 26 SYNC Sync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator. 27 EN Enable Input. Connect EN to VDD for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10µA pulldown on EN. 28 SCL I²C Serial-Data Input and Output 30 FB1- Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor. 31 FB1+ Output 1 Negative Feedback. Connect to the LC filter's negative	16	IN-	
18VDDprovides power to the analog and digital circuitry.19IN0+Channel 0 Audio Input. IN0+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN0+.20IN1+Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN1+.21REF2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor.22IN2+Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+.23IN3+Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+.26SYNCSync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator.27ENEnable Input. Connect EN to VDp for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10µA pulldown on EN.28SCLI²C Serial-Dota Input and Output30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.31FB1+Output 1 Positive Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	17	GND	Analog Ground
19IN0+0.47μF to IN0+.20IN1+Channel 1 Audio Input. IN1+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN1+.21REF2.2V Reference Output. Bypass REF to GND with a 1μF ceramic capacitor.22IN2+Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN2+.23IN3+Channel 3 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN2+.26SYNCSync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator.27ENEnable Input. Connect EN to VDD for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10μA pulldown on EN.28SCLI²C Serial-Clock Input29SDAI²C Serial-Data Input and Output30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.31FB1+Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	18	V _{DD}	
20IN1+0.47μF to IN1+.21REF2.2V Reference Output. Bypass REF to GND with a 1μF ceramic capacitor.22IN2+Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN2+.23IN3+Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN3+.26SYNCSync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator.27ENEnable Input. Connect EN to VDD for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10μA pulldown on EN.28SCLIPC Serial-Clock Input29SDAIPC Serial-Data Input and Output30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.31FB1+Output 1 Positive Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	19	IN0+	
22 IN2+ Channel 2 Audio Input. IN2+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN2+. 23 IN3+ Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47µF to IN3+. 26 SYNC Sync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator. 27 EN Enable Input. Connect EN to VDD for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10µA pulldown on EN. 28 SCL I²C Serial-Clock Input 29 SDA I²C Serial-Data Input and Output 30 FB1- Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor. 31 FB1+ Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor. 32 FB0- Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	20	IN1+	
22IN2+0.47μF to IN2+.23IN3+Channel 3 Audio Input. IN3+ has 20kΩ of input resistance. Connect a series capacitor of at least 0.47μF to IN3+.26SYNCSync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator.27ENEnable Input. Connect EN to VDD for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10μA pulldown on EN.28SCLI²C Serial-Clock Input29SDAI²C Serial-Data Input and Output30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	21	REF	2.2V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor.
23IN3+0.47μF to IN3+.26SYNCSync I/O. In master mode, SYNC outputs a clock signal that is synchronized to that of the modulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator.27ENEnable Input. Connect EN to VDD for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10μA pulldown on EN.28SCLI²C Serial-Clock Input29SDAI²C Serial-Data Input and Output30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.31FB1+Output 1 Positive Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	22	IN2+	
26SYNCmodulator. In slave mode, SYNC is a clock input and serves as the clock source for the modulator.27ENEnable Input. Connect EN to VDD for normal operation. Connect EN to GND to place the device in a low-power mode. There is an internal 10µA pulldown on EN.28SCLI²C Serial-Clock Input29SDAI²C Serial-Data Input and Output30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.31FB1+Output 1 Positive Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	23	IN3+	
27ENlow-power mode. There is an internal 10μA pulldown on EN.28SCLI²C Serial-Clock Input29SDAI²C Serial-Data Input and Output30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.31FB1+Output 1 Positive Feedback. Connect to the LC filter's positive output through a 150Ω ±1% resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	26	SYNC	
29 SDA I²C Serial-Data Input and Output 30 FB1- Output 1 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor. 31 FB1+ Output 1 Positive Feedback. Connect to the LC filter's positive output through a 150Ω ±1% resistor. 32 FB0- Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	27	EN	
30FB1-Output 1 Negative Feedback. Connect to the LC filter's negative output through a $150\Omega \pm 1\%$ resistor.31FB1+Output 1 Positive Feedback. Connect to the LC filter's positive output through a $150\Omega \pm 1\%$ resistor.32FB0-Output 0 Negative Feedback. Connect to the LC filter's negative output through a $150\Omega \pm 1\%$ resistor.	28	SCL	I ² C Serial-Clock Input
30 FB1- resistor. 31 FB1+ Output 1 Positive Feedback. Connect to the LC filter's positive output through a 150Ω ±1% resistor. 32 FB0- Output 0 Negative Feedback. Connect to the LC filter's negative output through a 150Ω ±1% resistor.	29	SDA	I ² C Serial-Data Input and Output
32 FB0- Output 0 Negative Feedback. Connect to the LC filter's negative output through a $150\Omega \pm 1\%$ resistor.	30	FB1-	
32 FBU- resistor.	31	FB1+	Output 1 Positive Feedback. Connect to the LC filter's positive output through a 150 Ω ±1% resistor.
33 FB0+ Output 0 Positive Feedback. Connect to the LC filter's positive output through a $150\Omega \pm 1\%$ resistor.	32	FB0-	
	33	FB0+	Output 0 Positive Feedback. Connect to the LC filter's positive output through a 150 Ω ±1% resistor.

Pin Description (continued)

PIN	NAME	FUNCTION
34	FLT_OT	Active-Low Open-Drain Fault and Overtemperature Output. FLT_OT provides indication of faults, overtemperature, and thermal shutdown status.
35	OUT0-	Channel 0 Power Amplifier Negative Output
36	OUT0+	Channel 0 Power Amplifier Positive Output
41	OUT1-	Channel 1 Power Amplifier Negative Output
42	OUT1+	Channel 1 Power Amplifier Positive Output
44	V _{DD5}	5V Power-Supply Input. Bypass with a 0.1 μ F capacitor to PGND. V _{DD5} provides power to the gate drivers and charge pump.
45	CM	Charge-Pump Capacitor Negative Terminal
46	CHOLD	Charge-Pump Output. Connect a 1µF capacitor from CHOLD to PVDD.
47	CP	Charge-Pump Capacitor Positive Terminal
_	EPR	Top Side Exposed Pad. Connect this exposed pad to an external heatsink to ensure the device is adequately cooled. The maximum power dissipation in the device is a function of this external heatsink and other system parameters. See the <i>Thermal Information</i> section for more information. The top side exposed pad is electrically isolated from the die.

Vdd5 PVDD OSC OUTO+ PGND CLASS D V_{DD5} OUTPUT OUTO-STAGE 0 IN_+ GATE AND DIAGS PGND DRIVER 0 IN-ANALOG VDD FB0+ AUDIO FEEDBACK INTERFACE LPF GND FB0-DIFF. AMP REF • ANALOG FB3+ SCL MODULATOR FEEDBACK I2C CONTROL LPF AND FB3-DIFF. AMP SDA INTERFACE DIAGNOSTICS PVDD OUT3+ CLASS D V_{DD5} OUTPUT CLO 0UT3-STAGE 3 GATE AND DIAGS MUTE_CL1 PGND DRIVER 3 REGISTERS AND ΕN SYSTEM СР FLT_OT CONTROL CHARGE СМ ΜΛΧΙΜ PUMP SYNC MAX13301 CHOLD

Functional Diagram






Figure 1. Detailed Block Diagram of the MAX13301 Audio Path

Detailed Description

The MAX13301 4-channel, Class D audio power amplifiers is specifically designed for automotive applications. Integrated feedback from the LC filter's output improves the THD+N by reducing the distortion, providing Class AB performance while achieving efficiency up to 90.5%. The devices also support spread-spectrum modulation for AM radio compatibility.

Description of Operation

The device emulates current-mode controllers with digital feed-forward (Figure 1). The internal oscillator creates an 18MHz square wave. The I²C controls a clock divider that divides down this high-frequency clock to a usable frequency. The resulting square wave is integrated to create

a triangle wave. A 3-bit ADC converts the PVDD voltage into a code that adjusts the resistors used in the trianglewave integrator. The triangle-wave amplitude becomes progressively larger as PVDD increases. The triangle wave is fed into the PWM comparator.

The two differential amplifiers provide both analog and digital feedback. The feedback is summed with the output of the preamplifier at the error amplifier. The output of the error amplifier is an AC replica of the inductor current (emulated current mode) and the triangle wave is therefore the slope compensation. The PWM comparator controls the full-bridge operation, turning on and off each FET pair (double-edge modulation). To ensure that the devices switch at the desired frequency, it is important to ensure that the triangle wave is greater than the error-



amplifier ramp. The design equation that must be met to ensure constant frequency is as follows:

Error-Amplifier Ramp < 2/3 Triangle-Wave Ramp

The error-amplifier ramp is fixed by the gain of the differential amplifiers used in the feedback loop and by the error-amplifier compensation capacitor programmed through I²C. To ensure the design equation for fixed frequency is met, the error-amplifier compensation capacitor tracks the integrator capacitor used to generate the triangle wave.

For optimal noise shaping, the error-amplifier capacitor should be set to a small value. This results in a broadband spectrum where the error amplifier pushes the noise created by the clock jitter and PWM sampling above the audio range. However, there is a limit. Because the triangle-wave capacitor tracks the erroramplifier capacitor, small capacitor values can clip the triangle wave as it runs out of supply. This effect is aggravated at high PVDD voltages by the ADC action that decreases the integrator resistor at higher supply voltages. Tables 20 and 21 are lookup tables to facilitate choosing the optimal setting for the error-amplifier capacitance (MAP.COMP[2:0]).

It is possible to change this setting instantaneously while playing music, but if there is no music, a slight audible click is heard at the speakers. Systems that monitor the input voltage can take advantage of this instantaneous programmability and use a smaller error-amplifier capacitor at lower PVDD voltages. Higher switching frequencies also allow the use of a smaller integrator capacitor, and thus help improve the noise performance of the amplifier.

Do not set the error-amplifier capacitor to a value less than 18pF. Doing so results in extreme distortion, as the triangle wave clips. The MAP.COMP[2:0] settings that result in this behavior are listed as reserved (Table 19).

Advantage of Feedback After the Filter High-fidelity audio amplifiers require very low output impedance. The device achieves this by using a dual-

feedback approach. The digital feedback (feedback from OUT__ outputs) emulates current-mode enabling on chip compensation. The analog feedback (FB_ inputs) significantly reduces the output impedance of the amplifier and at the same time, compensates for the nonideal characteristics of the output filter. If the characteristics of the speaker and/or output filter change with age or temperature, the analog feedback compensates accordingly. Further inductor matching is less critical because the inductors are inside the feedback loop. Because the inductors are inside the feedback loop, the loop can dampen out any LC ringing that might occur when the amplifier is used as a line driver. The analog feedback is differential so it does not help with common-mode ringing. Thus, the Zobel (RC) networks are required on each speaker connection to damp any common-mode ringing associated with the LC output filter and speaker.

Operating Modes

Configure the device for one of three states of activity: normal, standby, or shutdown.

Normal

In normal mode, the device is ready for play. Placing the device in standby reduces power consumption while keeping fault monitors and the I²C interface on to communicate fault conditions. In shutdown, the device is completely disabled and draws minimal current from the battery.

To reset the device and clear all register contents to their reset values, set CTRL5.RST to 1. After reset, this bit is automatically cleared back to 0.

Standby

In standby, all circuitry is disabled except the fault monitors and the I²C interface. The I²C registers retain their content and are still interactive. To place the device in standby, set the CTRL2.STBY bit to 1. In standby, the device draws 11mA from all power-supply inputs.

Before exiting standby, always set the CTRL1.CL_TH (current-limit threshold setting) bit to 1. After exiting standby, clear CTRL1.CL_TH back to 0.

MODE	EN	CTRL2.STBY	l ² C	FAULT MONITORS	ALL OTHER CIRCUITRY
Normal	High	0	Enabled	On	On
Standby	High	1	Enabled	On	Off
Shutdown	Low	Х	Off	Off	Off

Table 1. Operating Modes

X = Don't care



Shutdown

In shutdown, all circuitry including the fault monitors and I²C interface is disabled to reduce power consumption and extend battery life. Connect EN to logic-high for normal operation. Connect EN to GND to place the device in a low-power shutdown mode. In shutdown, the devices draw 17mA (typ) from the battery.

Clock Source

The device supports fixed-frequency modulation with an internal or external clock. The modulation mode is selected through CTRL1.CM[1:0] (operating mode select bits).

Master Configuration

In master mode, 10 modulation frequencies are available in fixed-frequency modulation mode. Program CTRL0.MDIV[3:0] (master clock-divide ratio bits) for the desired frequency.

Slave Configuration

Configuring the device as a slave allows an external clock source to provide the switching frequency. In this case, apply the external clock signal at SYNC at double the desired switching frequency.

Fixed-Frequency Modulation Mode

The devices supports a fixed-frequency modulation mode with 10 different selectable frequencies between 300kHz and 750kHz. The frequency is selectable through the I²C interface. The frequency spectrum consists of the fundamental switching frequency and its associated harmonics (see the wideband output spectrum graphs in the *Typical Operating Characteristics*). For applications where exact spectrum placement of the switching fundamental is important, program the switching frequency so that the harmonics do not fall within a sensitive frequency band.

Spread Spectrum

The device features a unique spread-sprectrum mode that flattens the wideband spectral components, improving EMI emissions that can be radiated by the speaker and cables. This feature is only available in master clock mode and is enabled by setting the CTRL5.SS[2:0] and CTRL5.SSEN bits. In spread-spectrum mode, the switching frequency vaies linearly by up to 7% depending on CTRL5.SS[2:0] setting. The modulation scheme remains the same, but the period of the triangle waveform changes from cycle to cycle. Instead of a large amount of spectral energy present at multiples of the switching frequency, the energy is now spread over a bandwidth that increases with frequency. Above a few megahertz, the wideband spectrum looks like white noise for EMI purposes. A proprietary amplifier topology ensures this does not significantly increase the noise floor in the audio bandwidth.

Efficiency

The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. In a Class D amplifier, the output transistors act as currentsteering switches and consume negligible additional power. Any power loss associated with the Class D output stage is mostly due to the I²R loss of the MOSFET on-resistance and quiescent current overhead. The theoretical best efficiency of a linear amplifier is 78% at peak output power. Under normal operating levels (typical music reproduction levels), the efficiency falls below 30%, whereas the device exhibits > 80% efficiency under the same conditions (Figure 2).

Current Limit

The current limit of the outputs is selectable between 7A (typ) and 8.75A (typ) through the CTRL3.HCL bit.

When the current limit is exceeded, the affected output is latched off and its corresponding overcurrent indicator bit OSTAT0. $\overline{OC[3:0]}$ is set to 0. The device does not attempt to activate the output until instructed by the microcontroller to do so. After eliminating the cause of the current limit, reactivate the output by setting OSTAT0. $\overline{OC[3:0]}$ to 1.

Short to either ground or battery causes the output to be latched off and its corresponding OSTAT0. $\overline{OC[3:0]}$ bit to be set to 0. After removing the short, reactivate the output by setting OSTAT0. $\overline{OC[3:0]}$ to 1.




Figure 2. Efficiency vs. Output Power of Class AB Amplifier and the MAX13301

The device has real-time current limit for shorted outputs, outputs shorted to battery, outputs shorted to ground, and outputs shorted to adjacent channels.

For shorted outputs, the devices enter cycle-by-cycle current limit. In a BTL configuration, current flows diagonally through two of the four FETs at any instant in time. If the current in either of these FETs reaches the current-limit threshold, then both turn off and the other pair of diagonal FETs turns on for a fixed time. This creates distortion, as the music clips. The internal logic of the device counts the cycle-by-cycle current-limit events, and if too many happen in a fixed amount of time, the devices latch off the faulted channel. Current limit is programmable with the I²C. When CTRL3.HCL = 1, the peak current is limited to 8.75A (typ). With CTRL3.HCL = 0, peak current is limited to 7A (typ).

Short-to-battery and short-to-ground take advantage of the diagonal flow of current in a full bridge to detect fault conditions. The load current during normal operation should be equal in the two diagonal FETs that are actively conducting current. When an output is shorted to battery or ground, the current is no longer equal and the degree of mismatch is a measure of the severity of the fault. If the mismatch threshold is exceeded in any channel, that channel is immediately shut down and an overcurrent fault is reported. The level of mismatch is programmable through I^2C . When CTRL1.CL_TH = 0, the mismatch threshold is 3.09A with CTRL3.HCL = 0 and 3.86A with CTRL3.HCL = 1. When CTRL1.CL_TH = 1, the mismatch threshold is 1.03A with CTRL3.HCL = 0 and 1.28A with CTRL3.HCL = 1. The lower setting is preferred in that it can detect a misconfigured speaker. For example, the lower setting issues a fault if a 4Ω speaker is incorrectly connected between one of the outputs and ground. At startup, when a large snubber capacitor is present, the higher setting is sometimes required to avoid false trips. When the bridge starts switching, both snubber capacitors must be charged to half the battery. The charging current mimics a short to ground. Following the startup procedure is the best way to avoid issues with overcurrent faults.

Mute/Precharging

The device features a clickless/popless mute mode. When muted, the volume at the speaker is reduced to an inaudible level. To mute the device, configure MUTE_CL1 as a mute input by setting MAP.MCLP (clip output mapping bit) to 0. Then drive the mute input low. Use the mute function during system power-up and power-down to ensure optimum click-and-pop performance. It is also advisable to set CTRL1.PRE (precharge bit) to 1 after taking the device out of standby mode to precharge the input DC-blocking capacitors. This action should be part of any startup routine. Precharging the DC-blocking capacitors enhances click-and-pop performance. Capacitors that are 0.47μ F/2µF in series with the inputs take about 1ms to be charged.

Output Configuration

The four FETs forming the full-bridge output of each channel can be programmed into one of four states: high-impedance (default), forced overvoltage, mute, and play through the CTRL2.MD01_[1:0] (channels 0 and 1 output mode) and CTRL2.MD23_[1:0] (channels 2 and 3 output mode) bits. Channels 0 and 1 and channels 2 and 3 always share the same configuration.

In high-impedance mode, all four FETs are turned off. In forced overvoltage state, each half-bridge output is regulated to 1/2 VPVDD. In mute mode, the outputs continue to switch but the volume is kept to an inaudible level. In play mode, the FETs switch normally.

I²C Interface

The device features an I²C, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the device and the master at clock rates up to 400kHz. When the device is used on an I²C bus with multiple devices, the V_{DD} supply must stay powered on to ensure proper I²C bus operation. The master, typically a microcontroller, generates SCL and initiates data transfer on the bus. Figure 3 shows the 2-wire interface timing diagram.

A master device communicates to the IC by transmitting the proper address followed by the data word. Each transmit sequence is framed by a START (S) or repeated START (Sr) condition, and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The SDA line operates as both an input and an opendrain output. A pullup resistor, greater than 500Ω , is required on the SDA bus. The SCL line operates as an input only. A pullup resistor, greater than 500Ω , is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an opendrain SCL output. Series resistors in line with SDA and SCL are optional. The SCL and SDA inputs suppress noise spikes to ensure proper device operation even on a noisy bus.






Figure 3. 2-Wire Serial-Interface Timing Diagram




Figure 4. START, STOP, and Repeated START Conditions

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section). SDA and SCL idle high when the I²C bus is not busy.

STOP and START Conditions

A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 4). A START condition from the master signals the beginning of a transmission to the device. The master terminates transmission and frees the bus by issuing a STOP condition. The bus remains active if a repeated START condition is generated instead of a STOP condition.

Early STOP Condition

The device recognizes a STOP condition at any point during data transmission, except if the STOP condition occurs in the same high pulse as a START condition.

Slave Address

Each time the device is enabled, the state of the MUTE_CL1 input is latched and determines the device's slave address. Table 2 shows the two possible hardware-defined slave addresses of the devices.

Once the device is enabled, it is programmable to one of four I²C slave addresses through CTRL4.ADDR[1:0] (I²C slave address setting bits), as shown in Table 3. When initially setting the slave address, use the default slave address as discussed in the previous paragraph and shown in Table 2. After setting the slave address, set the CTRL5.ADDR_DEF (I²C slave address definition bit) to 1. For subsequent reads and writes, use the new softwaredefined address. These slave addresses are unique device IDs.

The address is defined as the 7 most significant bits (MSBs) followed by the R/\overline{W} bit. Set the R/\overline{W} bit to 1 to configure the device to read mode. Set the R/\overline{W} bit to 0 to configure the device to write mode. The address is the first byte of information sent to the device after the START condition.

MUTE_CL1	A6	A5	A4	A3	A2	A1	A0	R/W	WRITE	READ
Low	1	1	0	1	1	0	1	Х	0xDA	0xDB
High	1	1	0	1	1	0	0	Х	0xD8	0xD9

Table 2. Default Slave Address

Table 3. I²C Programmable Slave Address

CTRL4. ADDR[1:0]	A6	Α5	A 4	A3	A2	A1	A0	R/W	WRITE	READ
00	1	1	0	1	1	0	0	Х	0xD8	0xD9
01	1	1	0	1	1	1	0	Х	0xDC	0xDD
10	1	1	0	1	1	0	1	Х	0xDA	0xDB
11	1	1	0	1	1	1	1	Х	0xDE	0xDF

Acknowledge


The acknowledge bit (ACK) is a clocked 9th bit that the device uses to handshake receipt each byte of data (Figure 5). The device pulls down SDA during the master-generated 9th clock pulse. The SDA line must remain stable and low during the high period of the acknowledge clock pulse. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master can reattempt communication.


Write Data Format

A write to the device includes transmission of a START condition, the slave address with the write bit set to 0, one byte of data to register address, one byte of data to the command register, and a STOP condition. Figure 6 illustrates the proper format for one frame.

Read Data Format

A read from the device includes transmission of a START condition, the slave address with the write bit set to 0, one byte of data to register address, restart condition, the slave address with read bit set to 1, one byte of data to the command register, and a STOP condition. Figure 6 illustrates the proper format for one frame.








Figure 6. Data Format of I²C Interface Write Mode Read Mode

Register Map

1 auto 4. 1	regisie	ri wap									
REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	ADDRESS	R/W	POWER-ON RESET (POR)
CTRL0	_	_	MDIV3	MDIV2	MDIV1	MDIV0	TW1	TWO	0x00	R/W	0x24
CTRL1	—	CL_TH	CLVL1	CLVLO		PRE	CM1	CM0	0x01	R/W	0x00
CTRL2	—		STBY	—	MD23_1	MD23_0	MD01_1	MD01_0	0x02	R/W	0x20
CTRL3	TW	RDET	SDET	DIS	_	HCL	_	LDM	0x03	R/W	0x00
CTRL4	—	_	ADDR1	ADDR0				_	0x04	R/W	0xC0
CTRL5	SSEN	RST	SS2	SS1	SS0	PAR1	PAR0	ADDR_DEF	0x05	R/W	0x01
MAP	COMP2	COMP1	COMP0	OTWM	LCTM	MCLP	OTM	FLTM	0x06	R/W	0x40
STAT	—	ŌŢ	OTW	VO	UV	OC	CPUV	CLIP	0x07	R	—
OSTATO	OC3	OC2	OC1	OC0	CLIP3	CLIP2	CLIP1	CLIPO	0x08	R	_
OSTAT1	LDOK3	LDOK2	LDOK1	LDOK0	LOAD3	LOAD2	LOAD1	LOADO	0x09	R	—
OSTAT2	SBAT3	SBAT2	SBAT1	SBATO	SGND3	SGND2	SGND1	SGND0	0x0A	R	_
OSTAT3	_	—	_	VER	VOS3	VOS2	VOS1	VOSO	0x0B	R	_

Table 4. Register Map

MAX13301

Table 5. Control Register 0

	CTRL0											
BIT #	7	6	5	4	3	2	1	0				
NAME	—	—	MDIV3	MDIV2	MDIV1	MDIV0	TW1	TWO				
POR	0	0	1	0	0	1	0	0				

Table 6. Control Register 0 Bit Description

BIT	BIT DESCRIPTION
MDIV[3:0]	Master Clock-Divide Ratio. In master mode, the modulation and charge-pump frequencies are each set to 4.5MHz/(MDIV[3:0]). The device is in standby mode for MDIV[3:0] ≤ 3. The valid operating frequencies are 750kHz, 642.9kHz, 562.5kHz, 500kHz, 450kHz, 409.1kHz, 375kHz, 346.2kHz, 321.4kHz, and 300kHz. Switching frequencies below 450kHz compromises noise, as a larger integrator and triangle-wave capacitor trim setting is required.
	In slave mode, the modulation and charge-pump frequency are always set to f _{SYNC} /2, where f _{SYNC} is the frequency of the clock signal applied to the SYNC input.
TW[1:0]	Thermal Warning Threshold. This threshold determines the temperature at which the status bit STAT.OTW asserts. 00 = Junction temperature exceeds 110°C. 01 = Junction temperature exceeds 120°C. 10 = Junction temperature exceeds 130°C. 11 = Junction temperature exceeds 140°C.

Table 7. Control Register 1

	CTRL1											
BIT #	7	6	5	4	3	2	1	0				
NAME		CL_TH	CLVL1	CLVLO		PRE	CM1	CM0				
POR	0	0	0	0	0	0	0	0				

Table 8. Control Register 1 Bit Description

BIT	BIT DESCRIPTION
CL_TH	Selects the current threshold for the real-time short-to-ground and short-to-battery detection diagnostics. Set this bit to 0 before exiting high-Z mode to prevent false triggering of short-to-ground and short-to-battery faults during startup. Set this bit to 1 after the device has entered mute or play mode. 0 = High threshold 1 = Normal threshold
CLVL[1:0]	Clip Level. The clip level provides an indication of the amount of total harmonic distortion in the output signal. 00 = THD exceeds 10% 10 = THD exceeds 5% 01 = THD exceeds 3% 11 = THD exceeds 1%
PRE	Precharge. Use PRE to precharge the input DC-blocking capacitors. Set this bit to 1 as part of the startup procedure. A 2µF capacitor for IN- and 0.47µF input blocking capacitors require a 1ms precharge to avoid startup pop. 0 = Disable precharging 1 = Enable precharging
CM[1:0]	Clock Mode. Before selecting the operating mode, three-state all outputs. 00 = Master fixed frequency, switching frequency set by the master clock-divide ratio (CTRL0.MDIV[3:0]) bits, SYNC output disabled 01 = Master fixed frequency, switching frequency set by the master clock-divide ratio (CTRL0.MDIV[3:0]) bits, SYNC output enabled 10 = Reserved 11 = Slave fixed frequency, SYNC input enabled

MAX13301

Table 9. Control Register 2

	CTRL2											
BIT #	7	6	5	4	3	2	1	0				
NAME			STBY		MD23_1	MD23_0	MD01_1	MD01_0				
POR	0	0	1	0	0	0	0	0				

Table 10. Control Register 2 Bit Description

BIT	BIT DESCRIPTION
STBY	 Standby Mode. Wait 50ms after exiting standby mode to allow the charge pump and reference to stabilize before entering mute or play mode. 0 = Normal mode 1 = Standby mode. The charge pump, preamplifier, and modulator are disabled. Fault monitors and I²C are still active.
MD23_[1:0]	Channels 2 and 3 Output Mode. Channels 2 and 3 are always in the same configuration. MD23_[1:0] determines the state of outputs 2 and 3. 00 = High-Z 01 = Mute 10 = Forced overvoltage. In this state, both differential outputs are charged to 1/2 VPVDD. 11 = Play
MD01_[1:0]	Channels 0 and 1 Output Mode. Channels 0 and 1 are always in the same mode. MD01_[1:0] determines the state of outputs 0 and 1. 00 = High-Z 01 = Mute 10 = Force overvoltage. In this state, both differential outputs are charged to 1/2 VPVDD. 11 = Play

		0										
	CTRL3											
BIT #	7	6	5	4	3	2	1	0				
NAME	TW	RDET	SDET	DIS	—	HCL	—	LDM				
POR	0	0	0	0	0	0	0	0				

Table 11. Control Register 3

Table 12. Control Register 3 Bit Description

BIT	BIT DESCRIPTION
TW	Tweeter-Detect Current Threshold Setting 0 = The current threshold at which OSTAT1.LOAD[3:0] (load indicator bit) asserts is set equal to the shorted- load current threshold (see the <i>Electrical Characteristics</i> table). Use this setting when running shorted-load diagnostic. 1 = The current threshold at which OSTAT1.LOAD[3:0] asserts is set equal to the tweeter detect current threshold. This threshold is approximately 25% of the default value to facilitate tweeter detection. Use this setting when the running tweeter diagnostic or for detecting the presence of a speaker.
RDET	Open-Load Diagnostic Enable. Upon detecting an open load on any of the outputs, the corresponding OSTAT1.LDOK[3:0] (load OK indicator bit) asserts. Always perform short-to-ground and short-to-battery diagnosis before entering RDET mode. If a short-to-battery is detected, do not enter RDET mode. After performing the short-to-battery test, discharge both outputs by setting CTRL3.DIS to 1 for 200µs, then reset CTRL3.DIS back to 0. Failure to follow this procedure can result in a loud pop at the speaker. Because the results are not latched, read LDOK[3:0] before clearing RDET. Wait a minimum of 200µs before
	reading these status bits. RDET can only be set after three-stating all four outputs. When performing the open-load diagnostic, set the CTRL3.SDET (short-to-ground/battery enable) bit to 0. 0 = Disable open-load diagnostic 1 = Enable open-load diagnostic
SDET	Short-to-Ground/Battery Diagnostic Enable. Upon detecting a short-to-ground or battery on any of the outputs, the corresponding OSTAT2.SBAT[3:0] (short-to-battery) and OSTAT2.SGND[3:0] (short-to-ground) bits assert. Because the results are not latched, read OSTAT2.SBAT[3:0] and OSTAT2.SGND[3:0] before clearing SDET. Wait a minimum of 200µs before reading these status bits. Before setting SDET to 1, three-state all four outputs and set the CTRL3.DIS (discharge output enable) bit to 1 and then reset back to 0. Before performing the short-to-ground/battery diagnostic, set the CTRL3.RDET (open-load diagnostic enable) bit to 0. To test for short-to-ground, set CTRL2.STBY to 0, and to test for short-to-battery, set CTRL2.STBY to 1. 0 = Disable short-to-ground/battery diagnostic 1 = Enable short-to-ground/battery diagnostic
DIS	 Discharge Output Enable. Set DIS to 1 to discharge all outputs with 15mA current sources. Use DIS to discharge all outputs before performing the short-to-ground/battery diagnostic (SDET) to avoid a loud pop on the speaker. DIS can only be set to 1 after three-stating all four outputs. 0 = Output discharge is disabled. 1 = Output discharge is enabled.
HCL	Current-Limit Level. HCL sets the current-limit threshold of the outputs during normal operation. 0 = 7A (typ) current limit 1 = 8.75A (typ) current limit
LDM	Line-Driver Mode. Use LDM to set the load resistance threshold required to assert the OSTAT1.LDOK[3:0] (load-okay indicator bit). Any load with a resistance greater than the threshold is interpreted as an open output. 0 = Line-driver mode, OSTAT1.LDOK[3:0] = 1 if R _L > 300Ω 1 = Power amplifier mode, OSTAT1.LDOK[3:0] = 1 if R _L > 100Ω

Table 13. Control Register 4

	CTRL4											
BIT #	7	6	5	4	3	2	1	0				
NAME	_	_	ADDR1	ADDR0		_	—					
POR	1	1	0	0	Х	Х	Х	Х				

Table 14. Control Register 4 Bit Description

BIT	BIT DESCRIPTION
ADDR[1:0]	 I²C Slave Address Setting. Use ADDR[1:0] to set the slave address of the device. After setting the slave address, set CTRL5.ADDR_DEF (I²C slave address definition bit) to 1 to make the new address effective. 00 = Slave address set to 1101100 R/W 01 = Slave address set to 1101101 R/W 10 = Slave address set to 1101101 R/W 11 = Slave address set to 1101111 R/W

Table 15. Control Register 5

				CTRL5				
BIT #	7	6	5	4	3	2	1	0
NAME	SSEN	RST	SS2	SS1	SS0	PAR1	PARO	ADDR_DEF
POR	0	0	0	0	0	0	0	1

Table 16. Control Register 5 Bit Description

BIT	BIT DESCRIPTION
SSEN	Spread-Spectrum Modulation Enable. 0: Spread-spectrum disabled; SSEN = 1 and SS[2:0] > 0: Spread-spectrum enabled
RST	Reset. Setting RST to 1 resets the device. In reset, all register bits are reset to their POR values. RST is auto- matically cleared back to 0 after device reset. 0 = Not in reset 1 = Reset
SS[2:0]	Spread-Spectrum Modulation Control. Spread-spectrum modulation is enabled when SSEN = 1 and SS[2:0] > 0, once enabled the switching frequency varies from +2% to +7% (see Table 17).
PAR[1:0]	Parallel Mode. The four outputs can be paralleled in one of four ways. To parallel outputs, connect the posi- tive outputs together and connect the negative outputs together. In parallel mode, only the feedback inputs corresponding to the slaved input IN0+ or IN2+ are used. Connect the other feedback inputs to ground. 00 = 4-channel output 01 = 2.1-channel output. Outputs 0 and 1 are paralleled and slaved to input IN0+. Channels 2 and 3 are unaffected. 10 = 2.1-channel output. Outputs 2 and 3 are paralleled and slaved to input IN2+. Channels 0 and 1 are unaffected. 11 = 2-channel output. Outputs 0 and 1 are paralleled and slaved to input IN0+. Outputs 2 and 3 are paral- leled and slaved to input IN0+. Outputs 2 and 3 are paralleled and slaved to input IN0+. Outputs 2 and 3 are paral- leled and slaved to input IN2+.
ADDR_DEF	 I²C Slave Address Definition. This bit determines whether the I²C slave address is hardware or software-defined. 0 = Slave address is defined by CTRL4.ADDR[1:0] (I²C slave address setting bits). 1 = Slave address is set to the default address as defined by the state of the MUTE_CL1 input when the enable input EN is pulled high.

Table 17. Spread-Spectrum Modulation Table

SSEN	SS2	SS1	SS0	SPREAD (%)
0	Х	Х	Х	Disabled
1	0	0	0	0
1	0	0	1	2
1	0	1	0	3
1	0	1	1	4
1	1	0	0	5
1	1	0	1	6
1	1	1	0	7
1	1	1	1	Reserved

Table 18. Mapping Register

				MAP				
BIT #	7	6	5	4	3	2	1	0
NAME	COMP2	COMP1	COMP0	OTWM	LCTM	MCLP	OTM	FLTM
POR	0	1	0	0	0	0	0	0

Table 19. Mapping Register Bit Description

BIT	BIT DESCRIPTION
	Integrator and Triangle-Wave Capacitor Trim. A smaller integrator capacitor pushes noise out of the audio band yielding the lowest noise. If distortion rises at high output powers, lower switching frequencies, or higher PVDD voltages then use a larger capacitor setting. See Table 20 for choosing minimum capacitor settings based on PVDD and the switching frequency. Larger capacitor values can be used.
COMP[2:0]	If all 4 channels of the amplifier are used to drive subwoofers, the capacitor settings can be relaxed because a smaller capacitor setting helps to eliminate high-frequency noise (greater than 10kHz). Systems with multiple tweeters benefit the most from proper COMP[2:0] selection. Lower switching frequencies are possible when this high-frequency noise is not a concern as with systems that lack tweeters.
	000 = 43pF 001 = 37pF 010 = 31pF 011 = 25pF 100 = 18pF 101 = Reserved 110 = Reserved 111 = Reserved
отwм	Overtemperature Warning Mapping Bit 0 = STAT.OTW (overtemperature warning bit) is unmapped to the FLT_OT open-drain output. 1 = STAT.OTW is mapped to FLT_OT when MAP.OTM = 1.
LCTM	Low-Current Threshold Mapping Bit. The current thresholds used in tweeter and shorted load diagnostics are lower than the current limit. When the threshold is exceeded in running either diagnostic, OSTAT1.LOAD[3:0] (load indicator bit) asserts. Hardware indication is also possible by using LCTM to map OSTAT1.LOAD[3:0] to the CL0 and MUTE_CL1 outputs. 0 = OSTAT1.LOAD[3:0] (load indicator bit used for tweeter and shorted load diagnostics) is unmapped to the CL0 and MUTE_CL1 outputs. 1 = OSTAT1.LOAD[3:0] is mapped to the CL0 and MUTE_CL1 outputs. Use this setting only when running tweeter or shorted load diagnostic.
MCLP	Clip Output Mapping. MCLP determines which open-drain outputs ($\overline{CL0}$ and $\overline{MUTE_CL1}$) are used to indicate clipping on an audio output. $\overline{CL0}$ is always used as a clip indicator, while $\overline{MUTE_CL1}$ is configurable as a clip indicator output or as a mute input. $0 = \overline{CL0}$ provides clip indication for all audio outputs; $\overline{MUTE_CL1}$ is configured as a mute input. $1 = \overline{CL0}$ provides clip indication for audio outputs 0 and 1; $\overline{MUTE_CL1}$ is configured as a clip indicator output for audio outputs 2 and 3.
отм	Overtemperature Shutdown Map 0 = STAT.OT (overtemperature shutdown bit) is unmapped to the open-drain FLT_OT output. 1 = STAT.OT is mapped to the FLT_OT output.
FLTM	Fault Mapping Bit 0 = Faults are unmapped to the open-drain FLT_OT output. 1 = Any fault condition (as indicated by the status bits OV, UV, OC) causes FLT_OT to assert low.

fsw/Vpvdd	< 8V	8V to 9.5V	9.5V to 12.65V	12.65V to 15.6V	15.6V to 18.65V	18.65V to 21.1V	> 21.1V
300k	100	100	100	011	011	010	001
320k	100	100	100	011	011	010	010
346k	100	100	100	100	011	010	010
375k	100	100	100	100	011	011	010
409k	100	100	100	100	100	011	011
450k	100	100	100	100	100	011	011
475k	100	100	100	100	100	100	011
500k	100	100	100	100	100	100	011
530k	100	100	100	100	100	100	011
562k	100	100	100	100	100	100	100
600k	100	100	100	100	100	100	100
643k	100	100	100	100	100	100	100
675k	100	100	100	100	100	100	100
700k	100	100	100	100	100	100	100
725k	100	100	100	100	100	100	100
750k	100	100	100	100	100	100	100

Table 20. COMP[2:0] Setting Lookup Table

Table 21. Status Register

STAT								
BIT #	7 6 5 4 3 2 1 0							
NAME		OT	OTW	OV	ŪV	OC	CPUV	CLIP

Table 22. Status Register Bit Description

BIT	BIT DESCRIPTION
στ	Overtemperature Shutdown. The device goes into thermal shutdown when the junction temperature exceeds +150°C. 0 = Device is in thermal shutdown. 1 = Device is not in thermal shutdown.
отw	Overtemperature Warning. OTW asserts when the junction temperature exceeds the thermal warning thresh- old programmed in CTRL0.TW[1:0]. 0 = Junction temperature is greater than the programmed thermal warning threshold. 1 = Junction temperature is less than the programmed thermal warning threshold.
ον	Overvoltage Indicator 0 = VPVDD is greater than the PVDD overvoltage lockout (OVLO) threshold as defined in the <i>Electrical</i> <i>Characteristics</i> table. 1 = VPVDD is less than the OVLO threshold.
ŪV	Undervoltage Indicator 0 = V _{PVDD} is less than the PVDD undervoltage lockout (UVLO) threshold as defined in the <i>Electrical</i> <i>Characteristics</i> table. 1 = V _{PVDD} is greater than the UVLO threshold.