# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



19-4456; Rev 0; 2/09

EVALUATION KIT AVAILABLE

# **Dual RF LDMOS Bias Controllers** with I<sup>2</sup>C/SPI Interface

### **General Description**

The MAX1385/MAX1386 set and control bias conditions for dual RF LDMOS power devices found in cellular base stations. Each device includes a high-side current-sense amplifier with programmable gains of 2, 10, and 25 to monitor LDMOS drain current over the 20mA to 5A range. Two external diode-connected transistors monitor LDMOS temperatures while an internal temperature sensor measures the local die temperature of the MAX1385/MAX1386. A 12-bit ADC converts the programmable-gain amplifier (PGA) outputs, external/internal temperature readings, and two auxiliary inputs.

The two gate-drive channels, each consisting of 8-bit coarse and 10-bit fine DACs and a gate-drive amplifier, generate a positive gate voltage to bias the LDMOS devices. The MAX1385 includes a gate-drive amplifier with a gain of 2 and the MAX1386 gate-drive amplifier provides a gain of 4. The 8-bit coarse and 10-bit fine DACs allow up to 18 bits of resolution. The MAX1385/MAX1386 include autocalibration features to minimize error over time, temperature, and supply voltage.

The MAX1385/MAX1386 feature an I<sup>2</sup>C/SPI<sup>™</sup>-compatible serial interface. Both devices operate from a 4.75V to 5.25V analog supply (3.2mA supply current), a 2.7V to 5.25V digital supply (3.1mA supply current), and a 4.75V to 11.0V gate-drive supply (4.5mA supply current). The MAX1385/MAX1386 are available in a 48-pin thin QFN package.

### **Applications**

RF LDMOS Bias Control in Cellular Base Stations Industrial Process Control

### **Features**

- Integrated High-Side Drain Current-Sense PGA with Gain of 2, 10, or 25
- ±0.5% Accuracy for Sense Voltage Between 75mV and 250mV
- Full-Scale Sense Voltage of 100mV with Gain of 25
- Full-Scale Sense Voltage of 250mV with Gain of 10
- Common-Mode Range of 5V to 30V Drain Voltage for LDMOS
- Adjustable Low Noise 0 to 5V, 0 to 10V Output Gate-Bias Voltage Ranges with ±10mA Gate Drive
- Fast Clamp to 0V for LDMOS Protection
- ♦ 8-Bit DAC Control of Gate-Bias Voltage
- 10-Bit DAC Control of Gate-Bias Offset with Temperature
- Internal Die Temperature Measurement
- External Temperature Measurement by Diode-Connected Transistor (2N3904)
- Internal 12-Bit ADC Measurement of Temperature, Current, and Voltages
- Selectable I<sup>2</sup>C-/SPI-Compatible Serial Interface 400kHz/1.7MHz/3.4MHz I<sup>2</sup>C-Compatible Control for Settings and Data Measurement 16MHz SPI-Compatible Control for Settings and Data Measurement
- ♦ Internal 2.5V Reference
- Three Address Inputs to Control Eight Devices in I<sup>2</sup>C Mode

PART	TEMP RANGE	PIN-PACKAGE	TEMP ERROR (°C)	VGATE (V)
MAX1385AETM+**	-40°C to +85°C	48 Thin QFN-EP*	±1	5
MAX1385BETM+	-40°C to +85°C	48 Thin QFN-EP*	±2	5
MAX1386AETM+**	-40°C to +85°C	48 Thin QFN-EP*	±1	10
MAX1386BETM+**	-40°C to +85°C	48 Thin QFN-EP*	±2	10

**Ordering Information/Selector Guide** 

Maxim Integrated Products 1

\*EP = Exposed pad.

\*\*Future product—contact factory for availability.

+Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configuration and Typical Operating Circuit (I<sup>2</sup>C Mode) appear at end of data sheet.

SPI is a trademark of Motorola, Inc.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

AV <sub>DD</sub> to AGND	0.3V to +6V
DV <sub>DD</sub> to DGND	0.3V to +6V
AGND to DGND	0.3V to +0.3V
CS1+, CS1-, CS2+, CS2- to GATEGND	0.3V to +32V
CS1- to CS1+, CS2- to CS2+	6V to +0.3V
GATEV <sub>DD</sub> to GATEGND	0.3V to +12V
GATE1, GATE2 to GATEGND0.3V	to $(GATEV_{DD} + 0.3V)$
SAFE1, SAFE2 to GATEGND	0.3V to +6V
GATEGND to AGND	0.3V to +0.3V
All Other Analog Inputs	
to AGND0.3V to the lower of +0	$6V$ and $(AV_{DD} + 0.3V)$

Digital Inputs

Digital hipato	
to DGND0.3V to the lower of +6	V and $(DV_{DD} + 0.3V)$
SDA/DIN, SCL to DGND	0.3V to +6V
Digital Outputs to DGND0	.3V to (DV <sub>DD</sub> + 0.3V)
Maximum Continuous Current into Any Pin	50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$	:)
48-Pin, 7mm x 7mm, Thin QFN (derate 2	7.8 mW/°C
above +70°C)	2222mW
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(GATEV<sub>DD</sub> = +5.5V for the MAX1385, GATEV<sub>DD</sub> = +11V for the MAX1386, AV<sub>DD</sub> = DV<sub>DD</sub> = +5V, external V<sub>REFADC</sub> = +2.5V, external V<sub>REFADC</sub> = +2.5V, c<sub>REF</sub> = 0.1µF, unless otherwise noted. T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
HIGH-SIDE CURRENT SENSE WI	TH PGA					
Common-Mode Input Voltage Range	V <sub>CS+</sub> , V <sub>CS-</sub>		5		30	V
Common-Mode Rejection Ratio	CMRR	$11V < V_{CS+} < 30V$		90		dB
Input-Bias Current	I <sub>CS+</sub>	V <sub>SENSE</sub> < 100mV over the common-mode range		120	195	μA
	ICS-			0.002	±2	
	VSENSE =	PGA gain = 25	0		100	
Full-Scale Sense Voltage Range	VCS_+ -	PGA gain = 10	0		250	mV
	VCS	PGA gain = 2	0		1250	
		PGA gain = 25	75		100	
Sense Voltage Range for		PGA gain = 10	75		250	mV
recuracy of ±0.0% VSENSE		PGA gain = 2	75		1250	
		PGA gain = 25	20		100	
Sense Voltage Range for		PGA gain = 10	20		250	mV
Accuracy of 12 /8 VSENSE		PGA gain = 2	20		1250	
Total PGAOUT Voltage Error		V <sub>SENSE</sub> = 75mV		±0.1	±0.5	%
PGAOUT Capacitive Load	Cpgaout				100	рF
PGAOUT Settling Time	tHSCS	Settles to within $\pm 0.5\%$ of final value, R <sub>S</sub> = 50 $\Omega$ , C <sub>GATE</sub> = 15pF		< 25		μs
Saturation Recovery Time		Settles to within $\pm 0.5\%$ accuracy; from V <sub>SENSE</sub> = 3 x full scale		< 45		μs
		Avpga = 2		0.5		
Sense-Amplifier Slew Rate		Avpga = 10		2		V/µs
		Avpga = 25		2		

MAX1385/MAX1386

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(GATEV_{DD} = +5.5V)$  for the MAX1385,  $GATEV_{DD} = +11V$  for the MAX1386,  $AV_{DD} = DV_{DD} = +5V$ , external  $V_{REFADC} = +2.5V$ , external  $V_{REF}_{DAC} = +2.5V$ ,  $C_{REF} = 0.1\mu$ F, unless otherwise noted.  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		Avpga = 2		900		
Sense-Amplifier Bandwidth		Avpga = 10		720		kHz
		Avpga = 25		290		1
LDMOS GATE DRIVER (GAIN = 2	and 4)					
		$I_{GATE} = \pm 1 m A$	0.75	G	ATEV <sub>DD</sub> - 0.75	
Output Gate-Drive voltage Range	VGATE	IGATE = ±10mA	1	G	ATEV <sub>DD</sub> - 1	
Output Impedance	RGATE	Measured at DC		0.1		Ω
V <sub>GATE</sub> Settling Time	tgate	Settles to within $\pm 0.5\%$ of final value; RSERIES = $50\Omega$ , C <sub>GATE</sub> = $15\mu$ F		10		ms
Output Capacitive Load (Note 1)	COATE	No series resistance, $R_{SERIES} = 0\Omega$	0		10	рE
	OGATE	$R_{SERIES} = 50\Omega$	0		25,000	111
V <sub>GATE</sub> Noise		RMS noise; 1kHz - 1MHz		250		nV/√Hz
Maximum Power-On Transient				±100		mV
Output Short-Circuit Current Limit	ISC	1s, sinking or sourcing		±25		mA
Total Unadjusted Error No Autocalibration and Offset Removal (Note 2)	TUE	MAX1385, LOCODE = 128, HICODE = 180		±6	±20	m\/
		MAX1386, LOCODE = 128, HICODE = 180		±12	±40	
Total Adjusted Error		MAX1385, LOCODE = 128, HICODE = 180		±1	±8	m)/
Removal	TUE	MAX1386, LOCODE = 128, HICODE = 180		±2	±16	IIIV
Drift		MAX1385, $V_{GATE} > 1V$		±15		
		MAX1386, $V_{GATE} > 1V$		±30		μν/ Ο
Clamp to Zero Delay				1		μs
Output Safe Switch On- Resistance	Ropsw	GATE_ clamped to AGND (Note 3)			500	Ω
Amplifier Denduidth		MAX1385		300		
Ampliner Bandwidth		MAX1386		150		КПД
Amplifier Slew Rate				0.375		V/µs
MONITOR ADC DC ACCURACY						
Resolution	NADC		12			Bits
Differential Nonlinearity	DNLADC			±0.5	±2	LSB
Integral Nonlinearity	INLADC	(Note 4)		±0.6	±2	LSB
Offset Error				±2	±4	LSB
Gain Error		(Note 5)		±2	±4	LSB
Gain Temperature Coefficient				±0.4		ppm/°C
Offset Temperature Coefficient				±0.4		ppm/°C



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(GATEV_{DD} = +5.5V)$  for the MAX1385,  $GATEV_{DD} = +11V$  for the MAX1386,  $AV_{DD} = DV_{DD} = +5V$ , external  $V_{REFADC} = +2.5V$ , external  $V_{REFADC} = +2.5V$ ,  $C_{REF} = 0.1\mu$ F, unless otherwise noted.  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Channel-to-Channel Offset Matching				±0.1		LSB
Channel-to-Channel Gain Matching				±0.1		LSB
MONITOR ADC DYNAMIC ACCUR	RACY (1kHz	sine-wave input, 2.5V <sub>P-P</sub> , up to 94.4ksps)				
Signal-to-Noise Plus Distortion	SINAD			70		dB
Total Harmonic Distortion	THD	Up to the 5th harmonic		-82		dB
Spurious-Free Dynamic Range	SFDR			86		dB
Intermodulation Distortion	IMD	$f_{IN1} = 0.99 \text{kHz}, f_{IN2} = 1.02 \text{kHz}$		76		dB
Full-Power Bandwidth		-3dB point		10		MHz
Full-Linear Bandwidth		S/(N + D) > 68dB		100		kHz
MONITOR ADC CONVERSION RA	TE					
		External reference		0.8		
Power-Op Time	ιΡU	Internal reference		70		μs
Conversion Time	tCONV	Internally clocked		7.5	10	μs
MONITOR ADC ANALOG INPUT (	ADCIN1, AD	DCIN2)				
Input Range	VADCIN	Relative to AGND (Note 6)	0		V <sub>REF</sub>	V
Input Leakage Current		$V_{IN} = 0V$ and $V_{IN} = AV_{DD}$		±0.01	±1	μA
Input Capacitance	CADCIN			34		рF
TEMPERATURE MEASUREMENT	S					
		MAX1385A/MAX1386A, T <sub>A</sub> = +25°C		±0.25		
Internal Sensor Measurement		MAX1385A/MAX1386A, $T_A = T_{MIN}$ to $T_{MAX}$	-1.0	±0.25	+1.0	°C
Error (Note 1)		MAX1385B/MAX1386B, T <sub>A</sub> = +25°C		±0.25		C
		MAX1385B/MAX1386B, $T_A = T_{MIN}$ to $T_{MAX}$	-2.0	±0.35	+2.0	
External Sensor Measurement		$T_A = +25^{\circ}C$		±0.4		°C
Error (Notes 1, 7)		$T_A = T_{MIN}$ to $T_{MAX}$	-3	±0.75	+3	C
Temperature Resolution				1/8		°C/LSB
External Diode Drive			2.8		85	μA
Drive Current Ratio		(Note 8)		16.5		
INTERNAL REFERENCE						
	VREFADC	$T_A = +25^{\circ}C$	2.494	2.500	2.506	V
	VREFDAC	$T_{A} = +25^{\circ}C$	2.494	2.500	2.506	v
REFADC/REFDAC Output Temperature Coefficient	TCREFADC, TCREFDAC			±14		ppm/°C
REFADC/REFDAC Output Impedance				6.5		kΩ

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(GATEV_{DD} = +5.5V)$  for the MAX1385,  $GATEV_{DD} = +11V$  for the MAX1386,  $AV_{DD} = DV_{DD} = +5V$ , external  $V_{REFADC} = +2.5V$ , external  $V_{REF}_{DAC} = +2.5V$ ,  $C_{REF} = 0.1\mu$ F, unless otherwise noted.  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Capacitive Bypass at REF			270			nF
Power-Supply Rejection Ratio	PSRR	$AV_{DD} = +5V \pm 5\%$		70		dB
EXTERNAL REFERENCE						
REFADC Input Voltage Range	V <sub>REFADC</sub>	Limited code test	1.0		$AV_{DD}$	V
	100000	$V_{REF} = 2.5V$ , $f_{SAMPLE} = 174ksps$		60	80	
REFADE Input Current	IREFADC	Acquisition/between conversions		±0.01	±1	μΑ
REFDAC Input Voltage Range	VREFDAC	(Note 9)	0.5		2.5	V
REFDAC Input Current		Static current when no DAC calibration		0.1		μA
GATE-DRIVER COARSE-DAC DO	ACCURAC	Ŷ				
Resolution	NCDAC		8			Bits
Integral Nonlinearity	INLCDAC	Measured at GATE; fine DAC set at full scale		±0.15	±1	LSB
Differential Nonlinearity	DNLCDAC	Guaranteed monotonic		±0.05	±0.5	LSB
GATE-DRIVER FINE-DAC DC AC	CURACY					
Resolution	NFDAC		10			Bits
Integral Nonlinearity	INLFDAC	Measured at GATE; coarse DAC set at full scale		±0.25	±4	LSB
Differential Nonlinearity	DNLFDAC	Guaranteed monotonic		±0.1	±1	LSB
POWER SUPPLIES (Note 10)						
Analog Supply Voltage	AV <sub>DD</sub>		4.75		5.25	V
Digital Supply Voltage	DV <sub>DD</sub>		2.7		AV <sub>DD</sub> + 0.3	V
Gate-Drive Supply Voltage	Vgatevdd		4.75		11.00	V
Analog Supply Current	IAVDD	$AV_{DD} = 5V$		3.2	4	mA
Digital Supply Current	IDVDD	DV <sub>DD</sub> = 2.7V to 5.25V		3.1	4.3	mA
GATEV <sub>DD</sub> Supply Current	IGATEVDD		3	4.5	7	mA
		lavdd		0.1	2	
Shutdown Current (Note 11)	IPD	IDVDD		0.1	2	μA
		IVDDGATE		0.1	2	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(GATEV_{DD} = +5.5V)$  for the MAX1385,  $GATEV_{DD} = +11V$  for the MAX1386,  $AV_{DD} = DV_{DD} = +5V$ , external  $V_{REFADC} = +2.5V$ , external  $V_{REF} = 0.1\mu$ F, unless otherwise noted.  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
VIH AND VIL FOR SDA/DIN AND S	CL IN I <sup>2</sup> C O	PERATION ONLY				
Input High Voltage	VIH		0.7 x DV <sub>DD</sub>			V
Input Low Voltage	VIL				0.3 x DV <sub>DD</sub>	V
Input Hysteresis	V <sub>HYS</sub>		0.1 x DV <sub>DD</sub>			V
$V_{\mbox{\scriptsize IH}}$ and $V_{\mbox{\scriptsize IL}}$ for opsafe1 and	OPSAFE2					
Input High Voltage	VIH		2.4			V
Input Low Voltage	VIL				0.4	V
VIH AND VIL FOR ALL OTHER DIC	GITAL INPU	TS				
Input High Voltage	VIH		2.2			V
Input Low Voltage	VIL				0.7	V
VOH AND VOL FOR A1/DOUT (SPI	), SDA/DIN,	ALARM				
Output Low Voltage	Vol	I <sub>SINK</sub> = 3mA			0.4	V
Output High Voltage	VOH	ISOURCE = 2mA	DV <sub>DD</sub> - 0.5			V
VOH AND VOL FOR SAFE1, SAFE	2, BUSY					
Output Low Voltage	VOL	I <sub>SINK</sub> = 0.5mA			0.4	V
Output High Voltage	Vон	ISOURCE = 0.5mA	DV <sub>DD</sub> - 0.5			V

### I<sup>2</sup>C SLOW-/FAST-MODE TIMING CHARACTERISTICS (Note 12, see Figure 1)

 $(GATEV_{DD} = +5.5V \text{ for MAX1385}, GATEV_{DD} = +11V \text{ for MAX1386}, AV_{DD} = +5V, DV_{DD} = 2.7V \text{ to } 5.25V, external V_{REFADC} = +2.5V, external V_{REFADC} = +2.5V, C_{REF} = 0.1\mu$ F, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted).

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Serial-Clock Frequency	fscl		0		400	kHz
Bus Free Time Between STOP and START Condition	<sup>t</sup> BUF		1.3			μs
Hold Time Repeated START Condition	<sup>t</sup> HD;STA	After this period, the first clock pulse is generated	0.6			μs
SCL Pulse-Width Low	tLOW		1.3			μs
SCL Pulse-Width High	thigh		0.6			μs
Setup Time Repeated START Condition	<sup>t</sup> SU;STA		0.6			μs
Data Hold Time	thd;dat	(Note 13)	0		0.9	μs
Data Setup Time	tsu;dat		100			ns
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Note 14)	0		300	ns
Fall Time of Both SDA and SCL Signals, Receiving	tF	(Note 14)	0		300	ns
Fall Time of SDA Signal, Transmitting	tF	(Notes 14, 15)	20 + 0.1C <sub>b</sub>		250	ns
Setup Time for STOP Condition	tsu;sto		0.6			μs
Capacitive Load for Each Bus Line	Cb				400	pF
Pulse Width of Spikes Suppressed by the Input Filter	tsp	(Note 16)	0		50	ns

### I<sup>2</sup>C HIGH-SPEED-MODE TIMING CHARACTERISTICS (Note 12, see Figure 2)

 $(GATEV_{DD} = +5.5V \text{ for MAX1385}, GATEV_{DD} = +11V \text{ for MAX1386}, AV_{DD} = +5V, DV_{DD} = 2.7V \text{ to } 5.25V, \text{ external } V_{REFADC} = +2.5V, \text{ external } V_{REFDAC} = +2.5V, C_{REF} = 0.1\mu\text{F}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}).$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Serial-Clock Frequency	fscl		0		3.4	MHz
Setup Time Repeated START Condition	tsu;sta		160			ns
Hold Time Repeated START Condition	<sup>t</sup> HD;STA		160			ns
SCL Pulse-Width Low	tLOW		160			ns
SCL Pulse-Width High	thigh		60			ns
Data Setup Time	tsu;dat		10			ns
Data Hold Time	thd;dat	(Note 17)	0		70	ns
Rise Time of SCL Signal, Receiving	t <sub>RCL</sub>		10		40	ns
Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge Bit, Receiving	<sup>t</sup> RCL1		10		80	ns
Fall Time of SCL Signal, Receiving	tFCL		10		40	ns
Rise Time of SDA Signal, Receiving	t <sub>RDA</sub>		10		80	ns
Fall Time of SDA Signal, Transmitting	<sup>t</sup> FDA		10		80	ns
Setup Time for STOP Condition	tsu;sto		160			ns
Capacitive Load for Each Bus Line	Cb	(Note 18)			100	pF
Pulse Width of Spikes That are Suppressed by the Input Filter	tsp		0		10	ns

### SPI TIMING CHARACTERISTICS (Note 12, See Figure 3)

(GATEV<sub>DD</sub> = +5.5V for the MAX1385, GATEV<sub>DD</sub> = +11V for the MAX1386, AV<sub>DD</sub> = +5V, DV<sub>DD</sub> = 2.7V to 5.25V, external V<sub>REFADC</sub> = +2.5V, external V<sub>REFDAC</sub> = +2.5V, C<sub>REF</sub> =  $0.1\mu$ F, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
SCL Clock Period	tCP		62.5			ns
SCL High Time	t <sub>CH</sub>		25			ns
SCL Low Time	tCL		25			ns
DIN Setup Time	t <sub>DS</sub>		10			ns
DIN Hold Time	t <sub>DH</sub>		0			ns
SCL Fall to DOUT Transition	tDO	$C_{LOAD} = 30 pF$			20	ns
CSB Fall to DOUT Enable	t <sub>DV</sub>	$C_{LOAD} = 30 pF$			40	ns
CSB Rise to DOUT Disable	t <sub>TR</sub>	C <sub>LOAD</sub> = 30pF (Note 12)			100	ns
CSB Rise or Fall to SCL Rise	tcss		25			ns
CSB Pulse-Width High	tcsw		100			ns
Last Clock Rise to CSB Rise	t <sub>CSH</sub>		50			ns

Note 1: Guaranteed by design.

**Note 2:** Total unadjusted errors are for the entire gain drive channel including the 8- and 10-bit DACs and the gate driver. They are all measured at the GATE1 and GATE2 outputs. Offset removal refers to presetting the drain current after a room temperature calibration by the user. This effectively removes the channel offset.

- **Note 3:** During power-on reset, the output safe switch is closed. The output safe switch opens once both AV<sub>DD</sub> and DV<sub>DD</sub> supply voltages are established.
- Note 4: Integral nonlinearity is the deviation of the analog value at any code from its theoretical value after the gain and offset errors have been removed.

Note 5: Offset nulled.

- Note 6: Absolute range for analog inputs is from 0 to AV<sub>DD</sub>.
- Note 7: The MAX1385/MAX1386 and external sensor are at the same temperature. External sensor measurement error is tested with a diode-connected 2N3904.
- Note 8: The drive current ratio is defined as the large drive current divided by the small drive current in a temperature measurement. See the *Temperature Measurements* section for further details.
- Note 9: Guaranteed monotonicity. Accuracy might be degraded at lower  $V_{\text{REFDAC}}$ .
- Note 10: Supply current limits are valid only when digital inputs are at DV<sub>DD</sub> or DGND. Timing specifications are only guaranteed when inputs are driven rail-to-rail.
- Note 11: Shutdown supply currents are typically 0.1µA. Maximum specification is limited by automated test equipment.
- Note 12: All timing specifications referred to  $V_{IH}$  or  $V_{IL}$  levels.
- Note 13: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of SCL) to bridge the undefined region of SCL's falling edge.
- Note 14: Cb = total capacitance of one bus line in pF; tR and tF are measured between 0.3 x DVDD and 0.7 x DVDD.
- **Note 15:** For a device operating in an I<sup>2</sup>C-compatible system.
- Note 16: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
- **Note 17:** A device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. An input circuit with a threshold as low as possible for the falling edge of the SCL signal minimizes this hold time.
- Note 18: Cb = total capacitance of one bus line in pF. For bus loads between 100pF and 400pF, the timing parameters should be linearly interpolated.



Figure 1. I<sup>2</sup>C Slow-/Fast-Mode Timing Diagram

MAX1385/MAX1386



Figure 2. I<sup>2</sup>C High-Speed-Mode Timing Diagram



Figure 3. SPI Timing Diagram



**Typical Operating Characteristics** 

11



\_\_\_\_



MAX1385/MAX1386

### **Typical Operating Characteristics (continued)**

 $(GATEV_{DD} = +5.5V \text{ for the MAX1385}, GATEV_{DD} = +11V \text{ for the MAX1386}, AV_{DD} = DV_{DD} = +5V, external V_{REFADC} = +2.5V, external V_{REFADC} = +2.5V, C_{REF} = 0.1\mu$ F, T<sub>A</sub> = +25°C, unless otherwise noted.)





INTERNAL TEMPERATURE SENSOR ERROR vs. TEMPERATURE





-40 -20

20 40

TEMPERATURE (°C)

0

80

60

### **Pin Description**

PIN	NAME	FUNCTION
1	DGND	Digital Ground
2	SAFE1	Safe Status Channel 1 Output. Programmable active-high or active-low. SAFE1 asserts when programmed channel 1 temperature threshold or current threshold has been reached.
3	A0/CSB	I <sup>2</sup> C-Compatible Address 0/ SPI-Compatible Chip Select. See the <i>Digital Serial Interface</i> section. In SPI mode, drive A0/CSB low to select the device.
4	CNVST	Active-Low Conversion-Start Input. Drive $\overline{\text{CNVST}}$ low to start a conversion (clock modes 01 and 11). Connect $\overline{\text{CNVST}}$ to $\text{DV}_{\text{DD}}$ when initiating conversions through the serial interface (clock mode 00).
5	SEL	Mode Select. Connect SEL to DGND to select I <sup>2</sup> C mode. Connect SEL to DV <sub>DD</sub> to select SPI mode.
6	ALARM	Alarm Output. Program ALARM for comparator or interrupt output modes (see the <i>Alarm Modes</i> section). Program ALARM to assert on any combination of channel temperature or current thresholds.
7	SAFE2	Safe Status Channel 2 Output. Programmable active-high or active-low. SAFE2 asserts when programmed channel 2 temperature threshold or current threshold has been reached.
8, 19, 25, 28, 35–39, 42, 46	N.C.	No Connection. Not internally connected.
9	REFDAC	DAC Reference Input/Output
10	REFADC	ADC Reference Input/Output
11	DXP1	Diode Positive Input 1. Connect to anode of temperature diode or the base and collector of an npn transistor.
12	DXN1	Diode Negative Input 1. Connect to cathode of temperature diode or the emitter of an npn transistor.
13	DXP2	Diode Positive Input 2. Connect to anode of temperature diode or the base and collector of an npn transistor.
14	DXN2	Diode Negative Input 2. Connect to cathode of temperature diode or the emitter of an npn transistor.
15	ADCIN1	ADC Input 1
16	ADCIN2	ADC Input 2
17	PGAOUT2	Programmable-Gain Amplifier Output 2
18	AVDD	Analog Power-Supply Input
20, 21, 22	AGND	Analog Ground

### Pin Description (continued)

PIN	NAME	FUNCTION
23	GATEGND	Gate-Drive Amplifier Ground
24	GATEV <sub>DD</sub>	Gate-Drive Amplifier Supply Input
26	OPSAFE2	Operating Safe Channel 2 Input. Drive OPSAFE2 high to clamp GATE2 to AGND.
27	CS2+	Current-Sense Positive Input 2. CS2+ is the external sense resistor connection to the LDMOS 2 supply.
29	CS2-	Current-Sense Negative Input 2. CS2- is the external sense resistor connection to the LDMOS 2 drain.
30	GATE2	Channel 2 Gate-Drive Amplifier Output
31	GATE1	Channel 1 Gate-Drive Amplifier Output
32	CS1-	Current-Sense Negative Input 1. CS1- is the external sense resistor connection to the LDMOS 1 drain.
33	CS1+	Current-Sense Positive Input 1. CS1+ is the external sense resistor connection to the LDMOS 1 supply.
34	OPSAFE1	Operating Safe Channel 1 Input. Drive OPSAFE1 high to clamp GATE1 to AGND.
40	PGAOUT1	Programmable-Gain Amplifier Output 1
41	A2/N.C.	I <sup>2</sup> C-Compatible Address 2. See the <i>Digital Serial Interface</i> section.
		No Connection. Leave unconnected in SPI mode.
43	SCL	Digital Serial Clock Input
44	SDA/DIN	I <sup>2</sup> C-Compatible Serial Data Input/Output
		SPI-Compatible Serial Data Input
45	A1/DOUT	I <sup>2</sup> C-Compatible Address 1. See the <i>Digital Serial Interface</i> section.
		SPI-Compatible Serial Data Output
47	BUSY	Device Busy Output. See the BUSY Output section
48	DVDD	Digital Supply Input
—	EP	Exposed Pad. Connect to AGND. Internally connected to analog ground.

### Functional Diagram



MAX1385/MAX1386

### **Detailed Description**

The MAX1385/MAX1386 set and control bias conditions for dual RF LDMOS power devices found in cellular base stations. Each device includes a high-side current-sense amplifier with programmable gains of 2, 10, and 25 to monitor the LDMOS drain current over the 20mA to 5A range. Two external diode-connected transistors monitor the LDMOS temperatures while an internal temperature sensor measures the local die temperature of the MAX1385/MAX1386. A 12-bit ADC converts the programmable-gain amplifier (PGA) outputs, external/internal temperature readings, and two auxiliary inputs.

The two gate-drive channels, each consisting of 8-bit coarse and 10-bit fine DACs and a gate-drive amplifier, generate a positive gate voltage to bias the LDMOS devices. The MAX1385 includes a gate-drive amplifier with a gain of 2 and the MAX1386 gate-drive amplifier provides a gain of 4. The 8-bit coarse and 10-bit fine DACs allow up to 18 bits of resolution. The MAX1385/MAX1386 include autocalibration modes to minimize error over time, temperature, and supply voltage.

The MAX1385/MAX1386 feature an I<sup>2</sup>C-/SPI-compatible serial interface. Both devices operate from a 4.75V to 5.25V analog supply (3.2mA supply current), a 2.7V to 5.25V digital supply (3.1mA supply current), and a 4.75V to 11.0V gate-drive supply (4.5mA supply current).

### **Power-On Reset**

On power-up, the MAX1385/MAX1386 are in full powerdown mode (see the *SSHUT (Write)* section). To change to normal power mode, write two commands to the Software Shutdown register. The first command sets FULLPD to 0 (other bits in the Software Shutdown register are ignored). A second command is needed to activate any internal blocks. The recommended sequence of commands to ensure reliable startup following the application of power, is given in the *Appendix: Recommended Power-Up Code Sequence* section.

### **ADC Description**

The MAX1385/MAX1386 ADC uses a fully differential successive approximation register (SAR) conversion technique and on-chip track-and-hold (T/H) circuitry to convert temperature and voltage signals into 12-bit digital results. The analog inputs accept single-ended input signals. Single-ended signals are converted using a unipolar transfer function. See the ADC transfer function of Figure 25 for more information.

The internal ADC block converts the results of the die temperature, remote diode temperature readings, PGAOUT1, PGAOUT2, ADCIN1, or ADCIN2 voltages according to which bits are set in the ADC Conversion register (see the ADCCON (Write) section). The results of the conversions are written to FIFO memory. The FIFO holds up to 15 words (each word is 16 bits) with channel tags to indicate which channel the 12-bit data comes from. The FIFO indicates an overflow condition and an underflow condition (read of an empty FIFO) by the Flag register (see the RDFLAG (Read) section) and channel tags. The FIFO always stores the most recent conversion results and allows the oldest data to be overwritten. Read the latest result stored in the FIFO by sending the appropriate read command byte (see the FIFO (Read) section).

Read the data stored in the FIFO through the FIFO Read register. The *FIFO (Read)* section details which channel is being read and whether the FIFO has overflowed.

### **Analog-to-Digital Conversion Scheduling**

The MAX1385/MAX1386 ADC multiplexer scans selected inputs in the order shown in Table 1. The ADC multiplexer skips over the items that are not selected in the Analog-to-Digital Conversion register. When writing a conversion command before a conversion is complete, the pending conversion may be canceled. In addition, using the serial interface while the ADC is converting may degrade the performance of the ADC.

### ADC Clock Modes

The MAX1385/MAX1386 offer three different conversion/acquisition modes (known as clock modes) selectable through the Device Configuration register (see the *DCFIG (Read/Write)* section). Clock Mode 10 is reserved and cannot be used. For conversion/acquisition examples and timing diagrams, see the *Applications Information* section.

If the analog-to-digital conversion requires the internal reference (temperature measurement or voltage measurement with internal reference selected) and the reference has not been previously forced on, the device inserts a worst-case delay of 81µs, for the reference to settle, before commencing the analog-to-digital conversion. The reference remains powered up while there are pending conversions. If the reference is not forced on, it automatically powers down at the end of a scan or when CONCONV in the Analog-to-Digital Conversion register is set back to 0.

#### Clock Mode 00

In clock mode 00, power-up, acquisition, conversion, and power-down are all initiated by writing to the Analogto-Digital Conversion register and performed automatically using the internal oscillator. This is the default clock mode. The ADC sets the BUSY output high, powers up, scans all requested channels, stores the results in the FIFO, and then powers down. After the scan is complete, BUSY is pulled low and the results for all the commanded channels are available in the FIFO.

**Clock Mode 01** In clock mode 01, power-up, acquisition, conversion, and power-down are all initiated by setting CNVST low for at least 40ns. Conversions are performed automatically using the internal oscillator. The ADC sets the BUSY output high, powers up, scans all requested channels, stores the results in the FIFO, and then powers down. After the scan is complete, BUSY is pulled low and the results for all the commanded channels are available in the FIFO.

**Clock Mode 11** In clock mode 11, conversions are initiated one at a time through CNVST in the order shown in Table 1 and performed using the internal oscillator. In this mode, the acquisition time is controlled by the time CNVST is brought low. CNVST is resynchronized by the internal oscillator, which means there is a one-clock-cycle uncertainty (typically 320ns) in the exact sampling instant. Different timing parameters apply depending whether the conversion is temperature, voltage, using the external reference, or using the internal reference.

### Table 1. Order of ADC Conversion Scan

ORDER OF SCAN	DESCRIPTION OF CONVERSION
1	Internal device temperature
2	External diode 1 temperature
3	PGAOUT1 for current sense
4	ADCIN1
5	External diode 2 temperature
6	PGAOUT2 for current sense
7	ADCIN2

For a temperature conversion, set  $\overline{\text{CNVST}}$  low for at least 40ns. The BUSY output goes high and the temperature conversion results are available after an additional 94µs (when BUSY goes low again). Thus, the worst-case conversion time of the initial temperature sensor scan (allowing the internal reference to settle) is 175µs. Subsequent temperature scans only take 85µs worst case as the internal reference and temperature sensor circuits are already powered.

For a voltage conversion while using an internal or external reference, set CNVST low for at least 2µs but less than 6.7µs. The BUSY output goes high and the conversion results are available after an additional 7.5µs (typ) when BUSY goes low again.

Continuous conversion is not supported in this clock mode (see the *ADCCON (Write)* section).

**Changing Clock Modes During ADC Conversions** If a change is made to the clock mode in the Device Configuration register while the ADC is already performing a conversion (or series of conversions), the following descriptions show how the MAX1385/MAX1386 respond:

• CKSEL = 00 and is then changed to another value

The ADC completes the already triggered series of conversions and then goes idle. The BUSY output remains high until the conversions are completed. The MAX1385/MAX1386 then respond in accordance with the new CKSEL mode.

### • CKSEL = 01 and is then changed to another value

If waiting for the initial external trigger, the MAX1385/MAX1386 immediately exit clock mode 01, power down the ADC, and go idle. The BUSY output stays low and waits for the external trigger. If a conversion sequence has started, the ADC completes the requested conversions and then goes idle. The BUSY output remains high until the conversions are completed. The MAX1385/MAX1386 then respond in accordance with the new CKSEL mode.

### • CKSEL = 11 and is then changed to another value

If waiting for an external trigger, the MAX1385/ MAX1386 immediately exit clock mode 11, power down the ADC, and go idle. The BUSY output stays low and waits for the external trigger.

MAX1385/MAX1386



Figure 4. Equivalent ADC Input Circuit

### Analog Input Track and Hold

The equivalent circuit (Figure 4) shows the MAX1385/MAX1386 ADC input architecture. In track mode, a positive input capacitor is connected to ADCIN\_ and a negative input capacitor is connected to AGND. After the T/H enters hold mode, the difference between the sampled positive and negative input voltages is converted. The input capacitance charging rate determines the time required for the T/H to acquire an input signal. If the input signal's source impedance is high, the required acquisition time lengthens.

Any source impedance below  $300\Omega$  does not significantly affect the ADC's AC performance. A high-imped-

ance source can be accommodated either by lengthening  $t_{ACQ}$  or by placing a 1µF capacitor between the positive input and AGND. The combination of the analog input source impedance and the capacitance at the analog input creates an RC filter that limits the analog-input bandwidth.

#### Analog-Input Bandwidth

The ADC's input-tracking circuitry has a 10MHz bandwidth to digitize high-speed transient events. Anti-alias prefiltering of the input signals is necessary to avoid high-frequency signals aliasing into the frequency band of interest.

#### Analog-Input Protection

Internal ESD protection diodes clamp all analog inputs to  $AV_{DD}$  and AGND, allowing the inputs to swing from AGND - 0.3V to  $AV_{DD}$  + 0.3V without damage. If an analog input voltage exceeds the supplies, limit the input current to 2mA.

#### **DAC Description**

The MAX1385/MAX1386 include two 8-bit and 10-bit DAC blocks to independently control the voltage on each LDMOS gate. Both 10-bit and 8-bit DACs can be automatically calibrated to minimize output error over time, temperature, and supply voltage. The 8-bit and 10-bit DACs have unipolar transfer functions and have a relationship to the output voltage by the following equation:

 $V_{DACOUT} = \frac{V_{REF}}{2^8} \times LOCODE + \frac{V_{REF}}{2^8} \times [HICODE - LOCODE] \times \frac{FINECODE}{2^{10}}$ 

where LOCODE, HICODE, and FINECODE are the low wiper (8 bits), high wiper (8 bits), and fine DAC (10 bits) values written to the DAC by the user. LOCODE, HICODE, and FINECODE represent the values in the DAC input registers and may or may not be the actual values in the DAC output registers depending whether autocalibration is used or not (see the 8-Bit *Coarse-DAC Adjustment* section). To find the actual voltage at GATE\_, multiply the VDACOUT result by 2 (MAX1385) or 4 (MAX1386). Due to the buffer amplifiers, the voltage at GATE\_ cannot be set below 100mV above AGND. It is recommended that the LOCODE for DAC1 and DAC2 are set so that the minimum possible output at GATE\_ is 200mV (MAX1385) and 400mV (MAX1386).

The DACs can be operated to produce an 18-bit monotonic DAC with 12-bit (typ) INL. Write to either HICODE or LOCODE in a leapfrog fashion, without commanding autocalibration, to configure the 18-bit monotonic DAC. When LOCODE > HICODE, invert the value of FINECODE.

#### 8-Bit Coarse-DAC Adjustment

Each DAC control block contains a resistor string with wipers that serve as an 8-bit coarse DAC. Wipers are set by writing to the appropriate DAC input registers and/or using the Load DAC Control register (LDAC) commands. The output of a coarse DAC is not updated until the appropriate DAC output register(s) have been set. See Figure 5 for the relationship between DAC input registers, DAC output registers, and wipers.

DAC output registers are not directly accessible to the user. Choose which input register to write to based on whether automatic low or high calibration is desired, or if updates to the output of the DAC need to be initiated immediately. In the case of automatic low or high calibration, a correction code is added to or subtracted from the 10-bit fine-DAC input register. Transfers from the DAC input registers to DAC output registers can occur immediately after a write to the appropriate DAC input register or on a software command through the Software LDAC register. See the *Register Descriptions* section for bit-level descriptions of these registers.

#### 10-Bit Fine-DAC Adjustment

Each DAC control block contains a 10-bit fine DAC that operates between the high and low wiper positions from the 8-bit coarse DAC. The 10-bit fine DAC also has an optional automatic calibration mode and can be updated immediately or on a software-issued command in the Software LDAC register. Writing to the appropriate fine-DAC input register determines whether automatic calibration is used and/or when the DAC is updated. See Figure 6 for the relationship between DAC input registers, DAC output registers, and the Software LDAC register.

The fine-DAC output registers are not directly accessible. Choose which DAC input register to write to based on whether automatic fine calibration is desired, or whether updates to the output of the DAC need to be initiated immediately. In the case of automatic fine calibration, a correction code is added to or subtracted from the input register code and transferred to the appropriate fine-DAC output register. Transfers from a fine-DAC input register to a fine-DAC output register can occur immediately after a write to the appropriate DAC input register or on a software command through the Software LDAC register. See the *Register Descriptions* section for bit-level detail of these registers.



Figure 5. Coarse-DAC Register Diagram



Figure 6. Fine-DAC Register Diagram

MAX1385/MAX1386

#### **ADC/DAC References**

The MAX1385/MAX1386 provide an internal low-noise 2.5V reference for the ADCs, DACs, and temperature sensor. See the *Device Configuration Register* section for information on configuring the device for external or internal reference. Connect a voltage source to REFADC in the 1V to AV<sub>DD</sub> range when using an external ADC reference. Connect a voltage source to REF-DAC in the 0.5V to 2.5V range when using an external DAC reference. When using an external voltage reference, bypass the reference pin with a 0.1µF capacitor to AGND.

The internal reference has a lowpass filter to reduce noise. The device allows 60µs (typ) and 81µs (typ) worst case for the reference to settle before permitting an analog-to-digital conversion. If reference mode 11 is selected, the required settling time is longer. In this case, the user should set at least one of DAC1PD, DAC2PD, or FBGON in the Software Shutdown register, any of which forces the reference to be permanently powered up.

#### **Temperature Measurements**

The MAX1385/MAX1386 measure the internal die temperature and two external remote-diode temperature sensors. Set up a temperature conversion by writing to the Analog-to-Digital Conversion register (see the *ADCCON (Write)* section). Optionally program SAFE1 and SAFE2 outputs to depend on programmed temperature thresholds.

The MAX1385/MAX1386 can perform temperature measurements with an internal diode-connected transistor. The diode bias current changes from  $66\mu$ A to  $4\mu$ A to produce a temperature-dependent bias voltage difference. The second conversion result at  $4\mu$ A is subtracted from the first at  $66\mu$ A to calculate a digital value that is proportional to the absolute temperature. The stored data result is the aforementioned digital code minus an offset to adjust from Kelvin to Celsius.

The reference voltage for the temperature measurements is always derived from the internal reference source. Temperature results are in degrees Celsius (two's-complement form).

The temperature-sensing circuits power up for the first temperature measurement in an analog-to-digital conversion scan. The temperature-sensing circuits remain powered until the end of the scan to avoid a possible 67µs delay of internal reference power-up time for each individual temperature channel. If the continuous convert bit CONCONV is set high and the current ADC channel selection includes a temperature channel, the temperature-sensor circuits remain powered up until the CONCONV bit is set low. The external temperature-sensor drive current ratio has been optimized for a 2N3904 npn transistor with an ideality factor of 1.0065. The nonideality offset is removed internally by a preset digital coefficient. Use of a transistor with a different ideality factor produces a proportionate difference in the absolute measured temperature. More details on this topic and others related to using an external temperature sensor can be found in Maxim Application Note 1057: *Compensating for Ideality and Series Resistance Differences Between Thermal Sense Diodes* and Application Note 1944: *Temperature Monitoring Using the MAX1253/MAX1254 and MAX1153/MAX1154*.

#### **High-Side Current-Sense PGAs**

The MAX1385/MAX1386 provide two high-side currentsense amplifiers with programmable gain. The currentsense amplifiers are unidirectional and provide a 5V to 30V input common-mode range. Both CS1+ and CS2+ must be within the specified common-mode range for proper operation of each amplifier.

The sense amplifiers measure the load current, ILOAD, through an external sense resistor, RSENSE\_, between the CS\_+ and CS\_- inputs. The full-scale sense voltage range (VSENSE\_ = VCS\_+ - VCS\_-) depends on the programmed gain,  $Av_{PGA}$  (see the *DCFIG (Read/Write)* section). The sense amplifiers provide a voltage output at PGAOUT\_ according to the following equation:

 $V_{PGAOUT} = Av_{PGA} \times (V_{CS} + -V_{CS})$ 

These outputs are also routed to the internal 12-bit ADC so that a digital representation of the amplified voltages can be read through the FIFO.

The PGA scales the sensed voltages to fit the input range of the ADC. Program the PGA with gains of 2, 10, and 25 by setting the PGSET\_ bits (see the *DCFIG (Read/Write)* section). The input stages have nominal input offset voltages of 0mV that can be adjusted by a trim DAC (not shown in the *Functional Diagram*) over the -3mV to +3mV range in 25 $\mu$ V steps. Autocalibration can be used to control the trim DAC to minimize the effective channel input offset voltage (see the *PGACAL (Write)* section). The PGA feedback network is referenced to AGND.

#### **ALARM Output**

The state of ALARM is logically equivalent to the inclusive OR of SAFE1 and SAFE2. The exception to this statement is when ALARM is configured for output interrupt mode (see the *Alarm Modes* section). When in output-interrupt mode, ALARM stays in its asserted state until its associated flag is cleared by reading from the



RANGE OF VALUES THAT DO NOT CAUSE AN ALARM



Figure 7. Window-Threshold-Mode Diagram

Flag register. Configure ALARM for open-drain/pushpull and active-high/active-low by setting the respective bits in the Hardware Alarm Configuration register.

#### **SAFE1/SAFE2** Outputs

Set up the SAFE1 and SAFE2 outputs to allow Wired-OR/AND-type logic functions or to create additional interrupt-type signals to replace or supplement the existing ALARM output. SAFE1 and SAFE2 do not have any internal pullup/pulldown devices.

The SAFE1 and SAFE2 output buffers are CMOS-compatible, noninverting, output buffers capable of driving to within 0.5V of either digital rail. The SAFE1 and SAFE2 outputs power up as active-high CMOS outputs with standard logic levels. Configure the SAFE1 and SAFE2 outputs for open-drain or push-pull by setting the appropriate bits in the Hardware Alarm Configuration register. When configuring SAFE1 and SAFE2 as open-drain outputs, an external pullup resistor is required.

#### **BUSY Output**

The BUSY output is forced high to show that the MAX1385/MAX1386 are busy for a variety of reasons:

HIGHEST POSSIBLE THRESHOLD VALUE (DEFAULT VALUE FOR HIGH THRESHOLD REGISTER) ALARM OUTPUT DEASSERTED

WHEN MEASURED VALUE FALLS

**BELOW THIS LEVEL\*** 

- LOW THRESHOLD

ABOVE THIS LEVEL\*

ALARM OUTPUT DEASSERTED

WHEN MEASURED VALUE RISES

THRESHOLD REGISTER)

LOWEST POSSIBLE THRESHOLD VALUE (DEFAULT VALUE FOR HIGH

HIGH THRESHOLD

- The ADC is in the middle of a user-commanded conversion cycle (but not in continuous convert mode)
- The ADC is in the middle of an internally triggered conversion cycle (for a self-calibration measurement)
- The device is in the middle of DAC calibration calculations
- The device is in the middle of power-up initialization
- One of the PGA channels is undergoing self-calibration

The serial interface remains active regardless of the state of the BUSY output. Wait until BUSY goes low to read the current conversion data from the FIFO. When BUSY is high as a result of an ADC conversion, do not enter a second conversion command until BUSY has gone low to indicate the previous conversion is complete. The rising edge of BUSY occurs on the next internal oscillator clock after the start of a new conversion (either by CNVST or an interface command).



Figure 8. Window-Threshold-Mode Timing Diagram

In single-conversion mode (CKSEL = 11), the BUSY signal remains high until the ADC has completed the current conversion (not the entire scan, just the current conversion), the data has been moved into the FIFO, and the alarm limits for the channel have been checked (if enabled). In multiple-conversion mode (CKSEL = 01 or CKSEL = 00), the BUSY signal remains high until all channels have been scanned and the data from the final channel has been moved into the FIFO and checked for alarm limits (if enabled). In continuous-conversion mode (CONCONV = 1), the BUSY signal does not go high as a result of ADC conversions; however, BUSY does go high when CONCONV is removed and remains high until the current scan is complete and the ADC sequence halts.

After commanding any of the DAC autocalibration components, wait for BUSY to go low before setting OSCPD to 1.

#### **Alarm Modes**

The MAX1385/MAX1386 contain several programmable modes for configuring outputs ALARM, SAFE1, and SAFE2 behavior. Window-threshold mode allows SAFE\_ to assert when the temperature/current is too high or too low (outside the window). Hysteresis-threshold mode allows SAFE\_ to assert when the temperature/



current is too high, and then to deassert when the temperature/current falls back to an appropriate level. ALARM asserts when SAFE1 and/or SAFE2 asserts. Program ALARM for output-comparator mode to stay asserted after an alarm condition until temperature/current levels are back below programmed thresholds. Program ALARM for output-interrupt mode to stay asserted after an alarm condition until the Flag register is read.

#### Window-Threshold Mode

In window-threshold mode, ADC readings of current/temperature are compared to the configured current/temperature low/high thresholds that are programmed to cause an alarm condition. If an ADC reading falls out of the configured window and ALARM is configured for output-comparator mode, ALARM asserts until the current/temperature reading falls back into the window (past the built-in hysteresis). If an ADC reading falls out of the configured window and ALARM is configured for output-interrupt mode, ALARM asserts until the Flag register is read. Set the amount of built-in hysteresis from 8 LSBs to 64 LSBs (see the *ALMSCFG (Read/Write)* section). See Figures 7 and 8.