imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



19-5310; Rev 0; 7/10 EVALUATION KIT



Automotive, Two-Channel Proximity and Touch Sensor

General Description

The MAX1441 proximity and touch sensor IC is designed for capacitive proximity sensing in automotive passive remote keyless entry (PRKE) and other applications. This device provides signal processing to support two independent touch/proximity sensor channels. The device features two open-drain output pins with highvoltage capability up to 28V, as well as five digital I/Os to indicate sensing events. During manufacturing, JTAG programming uses four digital I/Os.

The device uses grounded electrode capacitive sensing to measure capacitance between one of the two sense pins and the ground. A hand approaching a sense electrode attached to these sense pins causes a change in measured capacitance indicating the presence (touch or proximity) of the object. Activeguard outputs shield the sense electrode from unwanted sources without adding parasitic capacitance. Spread-spectrum techniques in the sensor excitation circuit reduce both electromagnetic emissions and susceptibility to interfering signals. In addition, the sensing excitation frequency is programmable from 100kHz to 500kHz in 10kHz steps to avoid interference.

The sensor input signals are converted to a 12-bit digital data and are available to an on-chip microcontroller (μ C). The device provides independent offset compensation of up to 63pF for each input channel. Each channel can be programmed to 5pF, 10pF, or 20pF full-scale range.

The device features an internal MAXQ[®] microcontroller with 2kword of flash for user programs and 128 bytes of SRAM. This feature provides the ability to implement customized signal processing and discrimination algorithms that optimize performance in the systems.

The device offers user-configurable general-purpose digital I/O lines. Power-on-reset (POR) circuitry provides consistent startup of the device, and a watchdog timer ensures long-term reliable operation of the user's software.

The device is available in a 20-pin TSSOP package and is specified over the -40°C to +105°C automotive temperature range.

_Features

- Low Average Operating Current (100µA at 14V)
- 1.2fF LSB Capacitance-to-Digital Resolution (5pF Range)
- ♦ 5V to 28V Operation
- ♦ 45V Overvoltage Protection
- Sinusoidal Excitation for Reduced EMI Emissions
- Frequency Spreading Operation for Reduced EMI Susceptibility and Emissions
- Active-Guard-Sense Architecture Provides Increased Flexibility in System Packaging
- CMOS/LVCMOS-Compatible Outputs
- Embedded µC Supports User-Specified Adaptive Sense Algorithms
- 2kwords Flash Memory
- 128-Byte SRAM
- ±2kV ESD Immunity on Sensor I/O Lines
- JTAG Serial Interface
- Supports Two Independent Grounded Capacitor Sensor Inputs
- -12V Reverse Voltage Protection with External Diode

_Applications

PRKE System Proximity Sensing Object Detection Systems

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1441GUP/V+	-40°C to +105°C	20 TSSOP

+Denotes a lead(Pb)-free/RoHS-compliant package. /V Denotes an automotive qualified part.

MAXQ is a registered trademark of Maxim Integrated Products, Inc.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

$(V_{DD} = V_{AA}, AGND = DGND, unless otherwise noted.)$	
VBATT to AGND0.3V to +45V	
VAA, VDD to AGND0.3V to +4V	
SINPUT1, SINPUT2, AGUD1,	
AGUD2 to AGND0.3V to (VAA + 0.3V)	
RESET, P0, I.C. to DGND0.3V to (VDD + 0.3V)	
AGND to DGND0.3V to +0.3V	
OUT1, OUT2 to AGND0.3V to +28V	
OUT_, P0 Continuous Output Current 20mA	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
Single-Layer PCB	
20-Lead TSSOP (derate 11mW/°C above +70°C)879mW	
Multilayer PCB	
20-Lead TSSOP (derate 13.6mW/°C above +70°C)1084mW	

Junction-to-Case Thermal Resistance (θJC 20-Lead TSSOP	-, (,
Junction-to-Ambient Thermal Resistance ((θJA) (Note 1)
Single-Layer PCB	
20-Lead TSSOP	+91°C/W
Multilayer PCB	
20-Lead TSSOP	
Operating Temperature Range	40°C to +105°C
Junction Temperature	
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{BATT} = 5V to 28V, V_{AA} = V_{DD}, T_A = -40°C to +105°C. Typical values are at V_{BATT} = 14V, f_{EX} = 300kHz, T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Average Power-Supply Current		16ms capacitance-to-digital (C2D) con- version time, two active channels; CPU in sleep mode		100	120	μA
CAPACITANCE-TO-DIGITAL CO	NVERTER					
Bit Resolution				12		Bits
		CRNG_[1:0] = 10		20		
Input Capacitance Range		CRNG_[1:0] = 01		10		pF
		CRNG_[1:0] = 00		5		
		20pF capacitance range		4.8		
Input Capacitance LSB Resolution		10pF capacitance range		2.4		fF
Resolution		5pF capacitance range		1.2		1
Integral Nonlinearity	INL			1		%FS
Differential Nonlinearity	DNL			0.5		LSB
Sampling Time		f _{EX} = 300kHz (Note 3)	584	600	624	μs
Number of Effective Bits				11		Bits
DC Input Current of SINPUT1, SINPUT2				300		nA
INPUT CAPACITANCE EXCITAT	ION SOURC	Ē				
Source Peak-to-Peak Voltage		300kHz excitation frequency	0.96	1.0	1.21	VP-P
Minimum Excitation Frequency	fexmin	Frequency Control register = 0x0A (Note 3)	(Note 3) 100		kHz	

ELECTRICAL CHARACTERISTICS (continued)


(VBATT = 5V to 28V, VAA = VDD, TA = -40°C to +105°C. Typical values are at VBATT = 14V, fEX = 300kHz, TA = +25°C, unless otherwise noted.) (Note 2)

Maximum Excitation Frequency	fexmax	Frequency Control register = 0x32 (Note 3)		500		kHz
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CAPACITIVE OFFSET DACS						
Offset Adjustment Range		6 bits		63		pF
Offset Adjustment Resolution				1		рF
LOGIC INPUTS/OUTPUTS (P0	, RESET)					
Output Logic Low	Vol	I _{SINK} = 2mA			0.4	V
Output Logic High	VOH	ISOURCE = 2mA	V _{DD} - 0.5			V
Input Logic Low	VIL	3.0V < V _{DD} < 3.6V			0.8	V
Input Logic High	Vih	3.0V < V _{DD} < 3.6V	2.4			V
Leakage Current	ΙL	I/O = high impedance		0.01	1	μA
Port 0 Interrupt Minimum Pulse Width		3.0V < V _{DD} < 3.6V		20		ns
HIGH-VOLTAGE OPEN-DRAIN	OUTPUTS (O	UT1, OUT2)				
Output Logic Low	Vol2	Isink = 2mA			0.5	V
Leakage Current	IL	Vout1 = Vout2 = 25V			1	μA
MICROCONTROLLER						
Flash Program Memory Size		16 bits wide		2k		Words
Program Memory Clear Time	tCPM			38		ms
Page Write Time	tw			10		ms
Maximum Flash Erase/Write Cycles	nCYC			100k		Cycles
SRAM Size				128		Bytes
CPU Clock Frequency	fCPU			1.25		MHz
INTERNAL OSCILLATOR						
		Master oscillator	19.8	20.48	21.2	MHz
Oscillator Frequency		RC oscillator	31.7	32	32.2	kHz
VOLTAGE REGULATOR						
Input Voltage	VBATT		5	14	28	V
Maximum Dropout Voltage	Vdrop	I _{AA} = 10mA		0.6		V
Quiescent Current	IQ			8		μA
Output Voltage	VAA	5V < V _{BATT} < 28V, 0 < I _{AA} < 10mA	3.2	3.4	3.6	V

Note 2: All units are production tested at $T_A = +25^{\circ}C$ and $T_A = +105^{\circ}C$. Limits over the operating temperature range are guaranteed by design and characterization.

Note 3: Measured indirectly by testing the excitation signal frequency. The excitation signal frequency is determined by the master oscillator frequency, which in turn determines the sample time.


(VBATT = 14V, VAA = VDD = 3.4V, TA = +25°C, unless otherwise noted.)



Typical Operating Characteristics


MXXIM

MAX1441



5


Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1	P0.4	CPU Port 0 Bit 4. Digital input/output.
2	P0.3/TMS	CPU Port 0 Bit 3/TMS. Digital input/output.
3	P0.2/INT2/TDI	CPU Port 0 Bit 2/TDI. Digital input/output with configurable edge-triggered interrupt.
4	P0.1/INT1/TDO	CPU Port 0 Bit 1/TDO. Digital input/output with configurable edge-triggered interrupt.
5	P0.0/INT0/TCK	CPU Port 0 Bit 0/TCK. Digital input/output with configurable edge-triggered interrupt.
6	RESET	Active-Low Reset Input. RESET requires an external pullup to VDD.
7	AGUD1	Active Guard 1. Driven guard (active shield) output for channel 1.
8	SINPUT1	Sensor Input 1. Capacitive sensor electrode input for channel 1.
9	VAA	Analog Power Supply. V _{AA} is internally connected to the output of an on-chip 3.4V linear regulator. Connect V _{AA} to V _{DD} . Bypass V _{AA} with a 0.47μ F capacitor to AGND as close to V _{AA} as possible.
10	VBATT	Power-Supply Voltage. Input to the 3.4V on-chip linear regulator. Bypass VBATT to AGND with a 0.1μ F capacitor as close to VBATT as possible.
11	N.C.	No Connection. Not internally connected. Leave N.C. unconnected.
12	AGND	Analog Ground. Connect AGND to DGND.
13	SINPUT2	Sensor Input 2. Capacitive sensor electrode input for channel 2.
14	AGUD2	Active Guard 2. Driven guard (active shield) output for channel 2.
15, 16	I.C.	Internally Connected. Leave unconnected.
17	OUT2	Open-Drain Output 2. CPU port 0 bit 6.
18	OUT1	Open-Drain Output 1. CPU port 0 bit 5.
19	DGND	Digital Ground. Connect DGND to AGND.
20	Vdd	Digital Power Supply. Connect V_{DD} to $V_{AA}.$ Bypass V_{DD} with a 0.47 μF capacitor to DGND as close to V_{DD} as possible.

_Functional Diagram



Typical Application Circuit



MAX1441






Figure 1. JTAG Timing Diagram

Detailed Description

The MAX1441 is a 2-channel proximity and touch sensor that contains all the functions necessary to implement a proximity/touch detection system for vehicle PRKE systems and other applications. There are four principal architectural components to the device: the capacitive sensing analog front-end (AFE), a programmable CPU system, vehicle power, and I/O interface. Figure 1 shows the JTAG timing diagram.

The AFE uses a 2-channel C2D converter to measure the capacitance present between sensor inputs SINPUT1 and SINPUT2 and the ambient ground (Figure 2). The AFE-sensing architecture converts approaching hand motion to 12-bit digital words that are operated by an algorithm in the CPU to ensure detection of positive events and minimizing false detections. The C2D converters can measure the input capacitance in three different ranges: 20pF, 10pF, and 5pF. Additionally, the C2Ds compensate up to 63pF of parasitic capacitance programmable in 1pF steps.

In addition to capacitive proximity and touch detection, the AFE contains POR and a watchdog timer for monitoring CPU operations. The CPU runs the input capacitive data through an algorithm to ensure detection of positive events and minimizing false detections. The CPU system includes Flash-based program memory, SRAM, clocks, and communications. The power input and signal outputs provide a complete interface to the vehicle power system and a robust communication signal to remote electronic control modules (ECUs).

Technical Function

Each C2D converter produces an AC excitation voltage at inputs SINPUT1 and SINPUT2. The excitation voltage forces current through the capacitance connected to the sensor input. The current amplitude is proportional to the measured capacitance. The circuit measures the input capacitance by measuring the current flowing through the sensor inputs. This excitation signal is a sine wave with a frequency programmable from 100kHz to 500kHz in 10kHz steps. The sinusoidal excitation allows for much lower EMI emissions compared to architectures that utilize simple square-wave excitation.

The device drives the guard outputs AGUD1 and AGUD2 with the same signal from the sinusoidal excitation and shields the sense electrodes without adding parasitic capacitance. The converter measures the amplitude of the current and converts it to 12-bit digital data by a 12-bit C2D. The maximum conversion rate in each of the sensor channels is 1.66kHz.

The microcontroller reads the input capacitance values and uses a user-supplied custom algorithm to detect the object proximity. Once the proximity is detected,






Figure 2. Capacitive-Sensing Function

the microcontroller can use the OUT1 or OUT2 pins to signal the event to external modules. The GPIOs can also provide system or configuration inputs to the microcontroller.

The device has a power-saving standby mode for power-sensitive applications. In the standby mode, the microcontroller is powered down (CPU stop mode) and the analog front-end runs conversions at a reduced and programmable rate. A programmable hardware discriminator monitors the C2D converters outputs and brings the device out of standby mode when a potential object-proximity event is detected. The microcontroller can then analyze the capacitance data and validate the object-proximity event.

The on-chip watchdog timer requires periodic servicing from the microcontroller to ensure proper and continuous operation. The watchdog timer resets the microcontroller if it is not serviced. This prevents the microcontroller from permanently hanging up due to unpredicted code behavior.

The device features an on-chip voltage regulator allowing the part to operate with a wide range of power-supply voltage inputs: 5V to 28V with protection up to 45V. The regulator provides power for all the circuits making the device a very compact single-chip solution.

Control Registers

MAX144

The device's analog front-end is controlled by a number of control registers. The C2D conversion results and the AFE status are accessible through status and result registers. All AFE registers are available in the microcontroller data space. The control registers support read and write operations. The status and result registers are read-only registers.

Communication between the CPU and the external interface and AFE registers is performed using read/write operations to CPU special-function registers (SFRs).

The SFRs are organized in three sections (Section I–Section III); each section consists of six modules (M0–M5). Table 1 shows the location of each SFR within the SFR sections (see the *Detailed Description* for more details).

Sensed Capacitance Range

The sensed capacitance range can be set independently for both channels. After power-up, the range is set to 20pF in both channels.

Table 1. Important AFE Function Registers

REGISTER	FUNCTION
CRNG	Adjust the capacitance range
FEL	Set the frequency of excitation
FEB	Set the bandwidth of the spread- spectrum modulation
CO1, CO2	Set the capacitance offset
SCT	Put the device in single-conversion mode
DSB	Set the standby conversion rate
SSB2	Set the channel 2 standby conver- sion rate subdivider
PD	Put the AFE in power-down mode (does not affect CPU operation)
WU1, WU2	Select the wakeup criteria (rate-of- change and/or absolute capacitive change)
AT1H, AT2H	Set the absolute wake-up thresh- old
RT1H, RT2H	Set the capacitance rate-of- change threshold
CRSLT1L, CRSLT1H	Channel 1 conversion result
CRSLT2L, CRSLT2H	Channel 2 conversion result
AFEINTST	Interrupt status of the AFE

Excitation Frequency

To avoid interference, the excitation frequency can be adjusted to automatically spread within a frequency range. The lower frequency bound and spread-spectrum bandwidth registers determine this range. Spread spectrum continuously changes the excitation frequency so that the radiated power is distributed over a frequency range rather than a single frequency. This lowers the radiated energy density and thus leads to a cleaner spectrum. In addition, by changing the excitation frequency, the capacitance measurement becomes more immune against interference signals.

Offset Capacitance

In case the capacitance measurement permanently reaches the upper or lower limit, there is a likelihood of a parasitic capacitance on top of the touch pads. This could be an ice coating on the door handle for example. In this case, the offset capacitance is adjusted so that the capacitance reenters the measurement range. A parasitic capacitance up to 63pF is compensated for each channel independently by properly setting the offset registers, CO1/CO2.

Single Conversion Mode

The C2D converter can be placed into a single conversion mode. In the single conversion mode, the microcontroller triggers a single conversion by setting bit SCT. If the single conversion mode is enabled, the analog front-end powers up only during the conversion. SCEN controls the single conversion mode. SCEN = 1 enables the single conversion mode and SCEN = 0 disables the single conversion mode. When single conversion mode is enabled, set bit SCT to trigger a conversion. SCT bit automatically clears after the conversion is completed.

Standby Control

To save power, the analog front-end can be put in the standby state. During standby, the conversion rate is determined by the standby state conversion rate divider. SB controls the standby mode. SB = 1 enables the standby mode and SB = 0 disables the standby mode. There is only 1 SB bit common to both channels, so the channels cannot be placed in the standby state independently.

The following sequence of control register writes to the PD register is recommended for entering standby mode:

- 1) Set PD to 06h to put both AFE channels into reset state.
- 2) Write DSB and SSB2 registers to set standby rate (if not already set).
- 3) Set PD to 00h to release AFE reset.
- 4) Set PD to 01h to enter standby mode.

Standby State Conversion-Rate Divider

The maximum C2D conversion rate is 1.66kHz. Standby state uses conversion-rate reduction to save power. The conversion rate divider and conversion rate subdivider determine the final conversion rate. The DSB divider DSB[4:0] is common to both sensor channels. The conversion rate for channel 2 can be further reduced by the SSB2[4:0] divider. The conversion rate in kHz is determined by the equation:

$$f_{\text{conv,channel1}} = \frac{1}{D} \times 1.66 \text{kHz}$$
$$f_{\text{conv,channel2}} = \frac{1}{D \times S} \times 1.66 \text{kHz}$$

where D is an integer number determined by a 5-bit word DSB[4:0] and S is an integer number determined by a 5-bit word SSB2[4:0]. The default value of D and S is one. D > 1 when S > 1.

Power-Down Control

Each sensor channel independently powers down through the PD register. Bit value 1 powers down the channel and bit value 0 powers up the channel. The excitation source circuitry powers down if both channels are powered down. Powering down both channels also resets all AFE internal circuits except for the AFE's control registers.

Wake-Up Event Thresholds

The sensor wakes up when the measured capacitance exceeds a set capacitance threshold and/or a predefined rate of change in the capacitance. When an object approaches the sensor, the sensed capacitance starts changing. Once the capacitance value crosses the absolute value threshold and/or the capacitance rate of change crosses the rate-of-change threshold, the analog front-end is automatically put in the wake-up state and the SB bit is cleared. At the same time, the wake-up interrupt is sent to the microcontroller. The 8-bit word ATx[11:4] determines the absolute wake-up threshold and 8-bit word RTx[11:4] determines the rate-of-change threshold. Only the upper 8 bits are used in the threshold comparisons. Bit AOx determines if logical AND or OR operation is performed on the absolute and the rate-of-change threshold crossing events to produce the wake-up event. Bit value 1 sets the AND operation and bit value 0 sets OR operation. Both absolute and rateof-change threshold crossing detection can be enabled or disabled using bits AEx and REx. AEx bit value 1 enables absolute value detection and REx bit value 1 enables rate-of-change detection. The thresholds can be independently programmed in channels 1 and 2.

Conversion Result Word

The 12-bit result of the C2D conversion is available in CRSLT1L and CRSLT1H for channel 1 and in CRSLT2L

and CRSLT2H for channel 2. Bit OVRx is set to 1 if the current conversion caused overranging in the C2D converter.

Data Ready in Channel 1

The interrupt status bit IDR1 is set to 1 when a new conversion result is available in channel 1. If the microcontroller does not read the conversion result before the next conversion is completed, the old conversion result is overwritten.

Data Ready in Channel 2

The interrupt status bit IDR2 is set to 1 when a the new conversion result is available in channel 2. If the microcontroller does not read the conversion result before the next conversion is completed, the old conversion result is overwritten.

Wake-Up Event in Channel 1

The interrupt status bit IWUP1 is set to 1 when channel 1 detects a wake-up condition.

Wake-Up Event in Channel 2

The interrupt status bit IWUP2 is set to 1 when channel 2 detects a wake-up condition.

_Detailed Controller Specification

Architecture

The device is based on the MAXQ RISC processor with Harvard memory architecture.

Specific MAXQ Special-Purpose Register Implementation

The device implements all other standard MAXQ specialpurpose registers (SPRs). For details, see the SPR bit description in Table 5.

Special-Purpose Registers

Table 2 summarizes the SPRs and their address indexes. These registers can be accessed by user software.

МО	DULE		INDEX OF SPECIAL-PURPOSE REGISTER														
MODULE	SPECIFIER	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111
AP	01000	AP	APC		_	PSF	IC	IMR	_	SC	—	—	IIR	_	_	CKCN	WDCN
А	01001	AO	A1	A2	A3	_	_	_	_	_	—	—	_	_	_	_	_
PFX	01011	PFX	_		_	—	_	_	_	_	—	—	_	_	_	_	_
IP	01100	IP	—		_	—	_	_	_	_	—	—	_	_	_	_	_
SP	01101	_	SP	IV	_	_	_	LC0	LC1	_	—	_	_	_	_	_	_
DPC	01110	—	—		Offs	DPC	GR	GRL	BP	GRS	GRH	GRXL	FP	_	_	_	_
DP	01111	_	_	_	DP0	_	_	_	DP1	_	_	_	CP	_	_	_	_

Table 2. Special-Purpose Register Map

Indexes not specified in this table are either reserved for hardware functional use or for future expansion; access to these locations has deterministic behavior that may not be the intention of the user. Register addresses highlighted in the table are reserved.

Table 3 lists the SPR registers' functional bits and their bit positions. Table 4 specifies the default reset condition for all SPR bits. The default value for unused SPR

bit locations is 0. For registers in the accumulator and Loop module, all 16 bits are undetermined after a reset. Undetermined values are labeled as "i" in the table. Special default values are labeled as "s" in the table.

Table 5 details all SPRs and their bit description. Registers are also identified by their address in the form of (xxh, yyh), where xxh is the register index in hex and yyh is the module specifier in hex.

REGIS	TER	MSB							LSB		
AP	[7:0]	_	_	_	—	_	_	AP1	AP0		
APC	[7:0]	CLR	IDS	_	_	_	_	MOD1	MOD0		
PSF	[7:0]	Z	S	_	GPF1	GPF0	OV	С	E		
IC	[7:0]	_	_	—	—	—	_	INS	IGE		
IMR	[7:0]	IMS	_	_	—	_	_	IM1	IM0		
SC	[7:0]	TAP	—	—	—	—	ROD	PWL	—		
IIR	[7:0]	IIS	—	—	—	—	—	—	—		
CKCN	[7:0]	IDLE	—	_	—	—	_	—	—		
WDCN	[7:0]	POR	EWDI	WD1	WD0	WDIF	WTRF	EWT	RWT		
AO	[15:0]				A0[15	:0]					
A1	[15:0]				A1[15	:0]					
A2	[15:0]				A2[15	:0]					
A3	[15:0]				A2[15	:0]					
PFX	[15:0]				PFX[15	5:0]					
IP	[15:0]				IP[15:	0]					
SP	[15:0]				SP[15]	:0]					
IV	[15:0]				IV[15:	0]					
LC0	[15:0]				LC0[15	5:0]					
LC1	[15:0]				LC1[15	5:0]					
DPC	[7:0]	—	—		—	—	WBS0	—	—		
GR	[15:0]				GR[15	:0]					
GRL	[7:0]				GRL[7	:0]					
GRS	[15:8]	GR7	GR6	GR5	GR4	GR3	GR2	GR1	GR0		
GNG	[7:0]	GR15	GR15 GR14 GR13 GR12 GR11 GR10 GR9 GR8								
GRH	[7:0]	GRH[7:0]									
GRXL	[15:8]	GR7	GR7	GR7	GR7	GR7	GR7	GR7	GR7		
	[7:0]	GR7	GR7 GR6 GR5 GR4 GR3 GR2 GR1 GR0								
DP0	[15:0]		DP0[15:0]								

Table 3. Special-Purpose Register Bit Function

REGISTER	MSB			LSB
AP	_	_	0000	0000
APC	_	_	0000	0000
PSF	_	—	1000	0000
IC	—	—	0000	0000
IMR	_	—	0000	0000
SC	—	—	1000	00s0
IIR	_	—	0000	0000
CKCN	—	—	1110	0000
WDCN	_	—	ss11	0ss0
AO	0000	0000	0000	0000
A1	0000	0000	0000	0000
A2	0000	0000	0000	0000
A3	0000	0000	0000	0000

Table 4. Special-Purpose Registers' Reset Values

REGISTER	MSB			LSB
PFX	0000	0000	0000	0000
IP	1000	0000	0000	0000
SP	0000	0000	0010	1111
IV	0000	0111	1111	1101
LC0	0000	0000	0000	0000
LC1	0000	0000	0000	0000
DPC	0000	0000	0000	0100
GR	0000	0000	0000	0000
GRL	_	—	0000	0000
GRS	0000	0000	0000	0000
GRH	_	_	0000	0000
GRXL	0000	0000	0000	0000
DP0	0000	0000	0000	0000

Table 5. Special-Purpose Register Bit Description

REGISTER	DESCRIPTION							
AP (00h, 08h)	Accumulator Pointer (8-Bit Reg	Accumulator Pointer (8-Bit Register)						
Initialization	This register is cleared to 00h or	n all forms of reset.						
Read/Write Access	Unrestricted read/write.							
AP[1:0]	in the accumulator module (A) to tions. The setting of these bits ca	Active Accumulator Select Bits [1:0]. The setting of these bits activates one of the four accumulators in the accumulator module (A) to function as the active accumulator for arithmetic and logical operations. The setting of these bits can be automatically incremented/decremented in a modulo fashion according to the setting to the APC register.						
AP[7:2]	Reserved. Read returns 0.							
APC (01h, 08h)	Accumulator Pointer Control (8-Bit Register)						
Initialization	This register is cleared to 00h or	all forms of reset.						
Read/Write Access	Unrestricted read/write.							
	bits are set to a value other than ment/decrement is active.	lator pointer autoincrement/decrement function is activated when these 00b. The modulo is selected accordingly when active pointer autoincre-						
APC[1:0]-MOD[1:0]	MOD[1:0]	MODULO						
	00	Default, no AP autoincrement/decrement						
	01	Modulo 2						
	10	Modulo 4						
	11	Reserved (modulo 4 if set)						
APC[5:2]	Reserved. Read returns 0.							
APC.6-IDS	Increment/Decrement Select. When this bit is cleared to 0, the content of AP increments after an arithmetic or logical operation. When this bit is set to 1, the content of AP is decremented after arithmetic or logical operation.							
APC.7-CLR	AP Clear. When this bit is set to 1, the content of AP is cleared to 0. This bit automatically resets to 0 after clearing the AP register. Note if the MOVE APC, Acc instruction (980Ah) causes the CLR bit to set, the clear operation overrides other functions (i.e., the AP autoincrement/decrement does not happen).							

Table 5. Special-Purpose Register Bit Description (continued)

REGISTER	DESCRIPTION
PSF (04h, 08h)	Processor Status Flags Register (8-Bit Register)
Initialization	This register is set to 80h on all forms of reset.
Read/Write Access	Unrestricted direct read. Write access to OV, E, C, GPF1, and GPF0 bits only.
PSF.0-E	Equal Flag. This flag reflects the state of the Equal bit of a compare operation. It is 1 when the two values are equal. It is 0 when the two values are different. Writing a 1 to this bit by software is effectively set by the Equal flag.
PSF.1-C	Carry Flag. This flag reflects the state of the Carry bit of the active accumulator. Its state may change after an arithmetic and logical operation. This flag is set to 1 if the last operation resulted in a carry/borrow. Otherwise, it is cleared to 0. Writing a 1 to this bit by software is effectively set by the Carry flag.
PSF.2-OV	Overflow Flag. This flag is set to 1 if there is a carry out of bit 14 but not out of bit 15, or a carry out of bit 15 bit not out of bit 14 from the last arithmetic operation; otherwise, the OV remains as 0. When add- ing signed numbers, OV indicates a negative number resulted as the sum of two positive operands, or a positive sum resulted from two negative operands. For subtraction, OV is set if a borrow is needed into bit 14 but not into bit 15, or into bit 15 but not into bit 14. This bit can be read and written by software to allow it to be restored after events such as interrupt servicing and debug operations.
PSF.3-GPF0	General-Purpose Flag 0. This is a general-purpose flag for software control.
PSF.4–GPF1	General-Purpose Flag 1. This is a general-purpose flag for software control.
PSF.5	Reserved. Read returns 0.
PSF.6–S	Sign Flag. This flag reflects the state of the Sign bit of the active accumulator (the most significant bit of the active accumulator). Its state may change after an arithmetic and logical operation or after the switch of the active accumulator. When it is set to 1, it indicates a negative value in the active accumulator from the last operation. When it is cleared to 0, it indicates a positive value.
PSF.7-Z	Zero Flag. This flag reflects the state of the Zero bit of the active accumulator (bit-wise NOR of the active accumulator). Its state may change after an arithmetic and logical operation or after the switch of the active accumulator. When it is set to 1, it indicates a zero value as a result of the last operation. When it is cleared to 0, it indicates a nonzero value.
IC (05h, 08h)	Interrupt and Control Register (8-Bit Register)
Initialization	This register is cleared to 00h on all forms of reset.
Read/Write Access	Unrestricted read/write.
IC.0–IGE	Interrupt Global Enable. The IGE bit enables the interrupt handler if set to 1. No interrupt to the CPU is allowed if this bit is cleared to 0.
IC.1–INS	Interrupt In Service. The INS is set by the interrupt handler automatically when an interrupt is acknowledged. No further interrupt occurs as long as the INS remains set. The interrupt service routine can clear the INS to allow interrupt nesting. Otherwise, at the execution of an RETI/POPI instruction, the INS is cleared automatically by the interrupt handler.
IC[7:2]	Reserved. Read returns 0.
IMR (06h, 08h)	Interrupt Mask Register (8-Bit Register)
Initialization	This register is cleared 80h on all forms of reset.
Read/Write Access	Unrestricted read. All bits have unrestricted write access, unless otherwise stated.
IMR.0-IM0	Interrupt Mask 0. This bit is the module level interrupt enable for register module 0. To activate the interrupt request from module 0, the IGE and IM0 must be set and the INS is not set. Clearing this bit to 0 disables all interrupt sources in module 0.

REGISTER	DESCRIPTION
IMR.1–IM1	Interrupt Mask 1. This bit is the module level interrupt enable for register module 1. To activate the interrupt request from module 1, the IGE and IM1 must be set and the INS is not set. Clearing this bit to 0 disables all interrupt sources in module 1.
IMR[6:2]	Reserved. Read returns 0.
IMR.7–IMS	 Interrupt Mask 7. This bit is the module level interrupt enable for SPR modules. To activate the interrupt request from any SPR modules, the IGE and IMS must be set and the INS is not set. Clearing this bit to 0 disables all interrupt sources in all SPR modules. This bit is read only and defaults to 1 on all forms of reset.
SC (08h, 08h)	System Control Register (8-Bit Register)
Initialization	This register is set to 82h on POR and set to 1000 00s0b on all other forms of reset.
Read/Write Access	Unrestricted read. See the following bit definition for write restriction.
SC.0	Reserved. Read returns 0.
SC.1-PWL	Password Lock. This bit defaults to 1 on a power-on reset. When this bit is 1, it requires a 32-byte password to be matched with the password in the program space before allowing access to the ROM loader's utilities for read/write of program memory and debug functions.
SC.2-ROD	 ROM Operation Done. This bit is used to signify completion of a ROM operation sequence to the control units. This allows the debug engine to determine the status of a ROM sequence. Setting this bit to logic 1 causes an internal system reset if the SPE bit is also set. Setting the ROD bit clears the SPE bit if it is set and the ROD bit is automatically cleared by hardware once the control unit acknowledges the done indication. Setting this bit to 1 causes either an internal system reset or the debug engine to execute a command to clear this bit. Either way, the applicable code is never able to read a 1 from this bit.
SC[6:3]	Reserved. Read returns 0.
SC.7–TAP	Test Access (JTAG) Port Enable. This bit controls whether the test access port special function pins are enabled. The TAP defaults to being enabled. Clearing this bit to 0 disables the TAP special function on the JTAG pins.
IIR (0Bh, 08h)	Interrupt Identification Register (8-Bit Register)
Initialization	This register is cleared to 00h on all forms of reset.
Read/Write Access	Unrestricted direct read. Write access is a no operation.
IIR.0-110	Interrupt ID 0. When this bit is set to 1, it indicates that there is at least one pending interrupt in module 0. This bit is set only if the interrupt flag and its corresponding enable bit are set. The II0 is cleared by hardware when the interrupt source is disabled or the flag is cleared by software.
IIR.1–II1	Interrupt ID 1. When this bit is set to 1, it indicates that there is at least one pending interrupt in module 1. This bit is set only if the interrupt flag and its corresponding enable bit are set. The II1 is cleared by hardware when the interrupt source is disabled or the flag is cleared by software.
IIR[6:2]	Reserved. Read returns 0.
IIR.7–IIS	Interrupt ID System. When this bit is set to 1, it indicates that there is at least one pending interrupt in SPR modules. This bit is set only if the interrupt flag and its corresponding enable bit is set. The IIS is cleared by hardware when the interrupt source is disabled or the flag is cleared by software.
CKCN (0Eh, 08h)	System Clock Control Register (8-Bit Register)
Initialization	This register is set to 060h on all forms of resets.



CKCN[3:0]				DESCRIPTION							
	Reserved	. These bits	are read	only. Read returns 0.							
CKCN.4-STOP	operation.	This bit is c	etting this bit to 1 stops program execution and commences low-power CPU cleared by a reset or any of the enabled external interrupts. Setting and resetting of change the system clock source and its divide ratio.								
CKCN[6:5]	Reserved	eserved. These bits are read only. Read returns 11b.									
CKCN.7-IDLE	disabling t		module sel	it to a 1 stops program execution by halting the instruction pointer and ects (similar to a NOP operation). This provides a low-power mode that up on exit.							
WDCN (0Fh, 08h)	Watchdog	g Timer Cor	ntrol (8-Bit	Register)							
Initialization	This regist	er is set to	B2h on POI	R and set to ss00 0ss0b on all other forms of reset.							
Read/Write Access	Unrestricte	ed read. Un	restricted w	rite access, unless stated otherwise.							
WDCN.0-RWT	watchdog	timer expire	es, or a wat	this bit resets the watchdog timer count. This bit must be set before the chdog timer reset and/or interrupt is generated if enabled. The timeout D0. This bit is always 0 when read.							
WDCN.1-EWT	clearing th ability to g by all othe	his bit to 0 d enerate a w	isables the /atchdog in is bit can o	Setting this bit to 1 enables the watchdog timer to reset the device; watchdog timer reset. It has no effect on the timer itself and its terrupt. This bit is set to 1 following a power-on reset and is unaffected nly be written once by software. Once written, the value of this bit is rite.							
WDCN.2-WTRF	is typically power-on software to	v interrogate reset, but of o work corre	d to detern therwise mu ectly. Setting	hen set, this bit indicates that a watchdog timer reset has occurred. It nine if a reset was caused by the watchdog timer. It is cleared by ust be cleared by software before the next reset of any kind to allow g this bit by software does not generate a watchdog timer reset. If the timer has no effect on this bit.							
	event has action to ta Setting this 512 clock Setting this This bit mu generated	occurred if ake. s bit from 0 cycles for tl s bit in softv ust be clear . The reset	EWT and/o to 1 also are ne system t vare genera ed in softwa counter mu	it is set to 1 by a watchdog timeout, which indicates a watchdog timer r EWDI are set. When the WDIF is set, EWT and EWDI determine the ctivates the reset counter for the watchdog reset timeout, which allows o reset the watchdog timer using the RWT bit. ates a watchdog interrupt if enabled and triggers the reset counter. are before exiting the interrupt service routine, or another interrupt is st be cleared by RWT once started.							
	EWT	EWDI	WDIF	ACTIONS							
WDCN.3-WDIF	Х	Х	0	No interrupt has occurred.							
	0	0	X	Watchdog disable, clock is gated off.							
	0	1	1	Watchdog interrupt has occurred.							
	1	1 0 1 No interrupt has been generated. Watchdog reset occurs clock cycles if RWT is not set or WDIF not cleared.									
	1 1 1 Watchdog interrupt has occurred. Watchdog reset occurs i clock cycles if RWT is not set or WDIF not cleared.										

REGISTER	DESCRIPTION
WDCN[5:4]-WD[1:0]	 Watchdog Timer Mode Select Bits [1:0]. These bits are used to provide a user selection of watchdog timer interrupt periods, which determine the watchdog timer interrupt timeout when the watchdog timer is enabled. All watchdog timer reset timeouts follow the programmed interrupt timeouts by 512 times the clock divide ratio oscillator cycles. Mode select bit settings and the timeout values. Changing the WD1:0 bit settings resets the watchdog timer unless the 512 clock reset counter has already started, in which case, changing the WD1:0 bits does not affect the watchdog timer or reset counter. These bits can only be written when simultaneously resetting the timer (RWT = 1). Otherwise, a write to these control bits is ignored (i.e., user software sets the RWT bit and changes the WD value in the same instruction).
WDCN.6-EWDI	Watchdog Interrupt Enable. Setting this bit to 1 enables interrupt requests generated by the watchdog timer. Clearing this bit to 0 disables the interrupt requests. This bit is cleared following a power-on reset and unaffected by all other resets.
WDCN.7-POR	Power-On Reset Flag. This bit indicates whether the last reset was a power-on reset. This bit is typically interrogated following a reset. It must be cleared before the next reset of any kind for software to work correctly. This bit is set following a power-on reset and unaffected by all other resets.
A0 (00h, 09h)	Accumulator 0 (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
A0[15:0]	Accumulator 0 Bits [15:0]. This register serves as the accumulator for arithmetic and logical operation when activated by the accumulator pointer. Otherwise, it can be used as general-purpose working register.
A1 (01h, 09h)	Accumulator 1 (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
A1[15:0]	Accumulator 1 Bits [15:0]. This register serves as the accumulator for arithmetic and logical operation when activated by the accumulator pointer. Otherwise, it can be used as a general-purpose working register.
A2 (02h, 09h)	Accumulator 2 (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
A2[15:0]	Accumulator 2 Bits [15:0]. This register serves as the accumulator for arithmetic and logical operation when activated by the accumulator pointer. Otherwise, it can be used as a general-purpose working register.
A3 (03h, 09h)	Accumulator 3 (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
A3[15:0]	Accumulator 3 Bits [15:0]. This register serves as the accumulator for arithmetic and logical operation when activated by the accumulator pointer. Otherwise, it can be used as a general-purpose working register.

REGISTER	DESCRIPTION
PFX (00h–07h, 0Bh)	Prefix Register (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
PFX[7:0]	Prefix Register Bits [7:0]. This register provides a means to supply the high-order byte of data to a 16-bit destination register with 8-bit sources. To transfer 8-bit source data to a 16-bit destination, the high-order byte must first transfer to the PFX register. This activates the PFX for the next instruction cycle, which concatenates PFX data with the source operand to form a 16-bit data for the target destination. The PFX holds data for only one cycle before resetting all its bits to 0. When PFX is used as a source, it basically transfers a zero value to the destination when PFX has not been activated in the preceding instruction.
PFX[15:8]	Prefix Register Bits [15:8]. Reserved. Read returns 0. Note: Subdecodes (1h–7h) function as extension bits for source/destination indexing.
IP (00h, 0Ch)	Instruction Pointer (16-Bit Register)
Initialization	This register is set to 8000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
IP[15:0]	Instruction Pointer Bits [15:0]. This register contains the next program address to be fetched by the fetch unit. The content of IP is automatically incremented by 1 after each fetch. New data written to this register causes the program flow to branch to the new location. Read access to the IP register does not affect the program flow.
SP (01h, 0Dh)	Stack Pointer (16-Bit Register)
Initialization	This register is cleared to 002Fh on all forms of reset.
Read/Write Access	Unrestricted read/write.
SP[5:0]	Stack Pointer Bits [5:0]. The SP designates the memory location that is at the top of the stack, which is the storage location of the last word. The contents of the SP is postdecremented for a POP operation, and is preincremented for a PUSH operation.
SP[15:6]	Reserved. Read returns 0.
IV (02h, 0Dh)	Interrupt Vector Register (16-Bit Register)
Initialization	This register is set to 07FDh on all forms of reset.
Read/Write Access	Unrestricted read only.
IV[15:0]	Interrupt Vector Bits [15:0]. This register contains the interrupt vector address. The interrupt handler forces a hardware call to this vector location when there is an enabled interrupt request pending.
LC0 (06h, 0Dh)	Loop Counter 0 (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
LC0[15:0]	Loop Counter 0 Bits [15:0]. This register contains the loop count for a loop operation. The content of LC0 is automatically decremented by 1 after each loop. This register is normally used as a loop control for conditional branch to a new location.
LC1 (07h, 0Dh)	Loop Counter 1 (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
LC1[15:0]	Loop Counter 1 Bits [15:0]. This register contains the loop count for a loop operation. The content of LC1 is automatically decremented by 1 after each loop. This register is normally used as loop control for conditional branch to a new location.

REGISTER	DESCRIPTION
DPC (04h, 0Eh)	Data Pointer Control Register (16-Bit Register)
Initialization	This register is set to 0004h on all forms of reset.
Read/Write Access	Unrestricted read/write.
DPC[1:0]-SDPS[1:0]	Reserved. Read returns 0.
DPC.2-WBS0	Word/Byte Select 0. This bit selects access mode for DP[0]. When WBS0 is set to logic 1, the DP[0] is operated in word mode for data-memory access; when WBS0 is cleared to logic 0, DP[0] is operated in byte mode for data-memory access.
DPC[15:3]	Reserved. Read returns 0.
GR (05h, 0Eh)	General Register (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
GR[15:0]	General Register Bits [15:0]. This register is intended primarily for supporting byte operation on 16-bit data. GR can be used as a 16-bit general-purpose register and allows byte-readable and byte-writable operations through the corresponding GRL and GRH register locations. It also supports byte-swap operation when read through the GRS register location.
GRL (06h, 0Eh)	General Register Low Byte (8-Bit Location)
Initialization	This register is cleared to 00h on all forms of reset.
Read/Write Access	Unrestricted read/write.
GRL[7:0]	General Register Low Byte Bits [7:0]. This register location reflects the low byte of the GR register and is intended primarily for supporting byte operation on 16-bit data. Any data written to this location stores in the low byte of the GR register, and a read in this location returns the least significant data byte of the GR register.
GRS (08h, 0Eh)	General Register Byte Swap (16-Bit Location)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read only.
GRS[15:0]	General Register Byte Swap Bits [15:0]. This read-only register location reflects the byte-swapped data of the GR register and is intended primarily for supporting byte operation on 16-bit data. Reading this register location returns the byte-swapped data from the GR register.
GRH (09h, 0Eh)	General Register High Byte (8-Bit Location)
Initialization	This register is cleared to 00h on all forms of reset.
Read/Write Access	Unrestricted read/write.
GRH[7:0]	General Register High Byte Bits [7:0]. This register location reflects the high byte of the GR register and is intended primarily for supporting byte operation on 16-bit data. Any data written to this location stores in the high byte of the GR register, and read this location returns the most significant data byte of the GR register.
GRXL (0Ah, 0Eh)	General Register Sign Extended Low Byte (16-Bit Location)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read only.
GRXL[15:0]	General Register Sign Extended Byte Bits [15:0]. This read-only register location reflects the sign extended low byte of the GR register. When read, the upper 8 bits contain the logic value of bit 7 of the GR register, and the lower 8 bits are the low byte of the GR register.

Table 5. Special-Purpose Register Bit Description (continued)

REGISTER	DESCRIPTION
DP0 (03h, 0Fh)	Data Pointer 0 (16-Bit Register)
Initialization	This register is cleared to 0000h on all forms of reset.
Read/Write Access	Unrestricted read/write.
DP0[15:0]	Data Pointer 0 Bits [15:0]. This register contains the data address for data memory access. The contents of DP0 can be automatically incremented/decremented for read/write data-memory operation.

Special-Function Registers

All peripherals and operations that are not explicit instructions in the device are controlled using specialfunction registers (SFRs). These registers allow communication and data exchange between the CPU and the peripherals. Normally, interaction between a peripheral and the processor is initiated through the interrupt handler. SFRs can be 8-bit or 16-bit registers and most of the SFRs are accessible by user software (Tables 6, 7, 8). All undefined or unallocated registers should be treated as reserved registers.

Table 6. Special-Function Register Map Section I

M	ODULE		INDEX OF SPECIAL-FUNCTION REGISTER (SECTION I)											
M[x]	SPECIFIER	00000	00001	00010	00011	00100	00101	00110	00111					
MO	00000	PO0	EIFO	EIEO	EIESO	TCON	TFRQ	TCNT	_					
M1	00001	AFEINTST	SCT	CRNG	PD	WU1	WU2	FEL	FEB					
M2	00010	—	—	—	—	_	_	—	—					
M3	00011	—	_	_	_	_	—	_	—					
M4	00100	_	—	—	—	_	—	_	_					
M5	00101	—	_	—	—		—	_	—					

Table 7. Special-Function Register Map Section II

M	ODULE	INDEX OF SPECIAL-FUNCTION REGISTER (SECTION II)										
M[x]	SPECIFIER	01000	01001	01010	01011	01100	01101	01110	01111			
MO	00000	PI0	PD0			TM2	_		BRKP			
M1	00001	CRSLT1L	CRSLT1H	CRSLT2L	CRSLT2H	AT1H	RT1H	AT2H	RT2H			
M2	00010	—	—		_	_	_	_	_			
M3	00011	—				—	_	_	_			
M4	00100	—	—	—	—	—			—			
M5	00101			—	—							

Table 8. Special-Function Register Map (Section III)

M	ODULE		INDEX OF SPECIAL-FUNCTION REGISTER (SECTION III)														
M[x]	SPECIFIER	10000	10001	10010	10011	10100	10101	10110	10111	11000	11001	11010	11011	11100	11101	11110	11111
MO	00000	_	—	_	_	_	_	_	LOCK	ICDT0	ICDT1	ICDC	ICDF	ICDB	ICDA	ICDD	
M1	00001	CO1	CO2	DSB	SSB2	AFEIE	_	_	_	_	_	_	—	_	_	_	—
M2	00010	_	—	_	_	_	_	_	_	_	_	_	_	_	_	_	
M3	00011	—	—	_	—		_	_	_	_	—	_	_	_	_	—	_
M4	00100	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
M5	00101	_	—	_	_	_	_	_	_	_	—	_	_	_	_	—	_

Table 9 lists the SFR register's functional bits and their bit positions. Table 10 specifies the default reset condition for all SFR bits. Special default values are labeled as "s" in the table. The default value for unused SFR bit locations is 0. Table 11 details all SFRs and their bit description. Registers are also identified by their address in the form of (xxh, yyh), where xxh is the register index in hex and yyh is the module specifier in hex.

REGIST	ER	MSB						L			
MODULE 0											
PO0	[7:0]					PO0[6:0]					
EIFO	[7:0]	_	_	_	_			IE[2:0]			
EIEO	[7:0]					EX[2:0]					
EIESO	[7:0]	_	_	_	_			IT[2:0]			
TCON	[7:0]	TMRIE	TMRIF	TVALID	TMREN	TCLK		TPSS[2:0]			
TFRQ	[7:0]		1	1	TFRQ[7:	1					
TCNT	[7:0]				TCNT[7:						
PI0	[7:0]	_				PI0[6:0]					
PD0	[7:0]					PD0[6:0]					
BRKP	[15:0]				—		_		BREAK		
ICDT0	[15:0]			1	ICDT0[15	5:0]		1			
ICDT1	[15:0]				ICDT1[15	5:0]					
ICDC	[7:0]	DME	TE	REGE	_	CMD3	CMD2	CMD1	CMD0		
ICDF	[7:0]				_		_	SPE	TXC		
ICDB	[7:0]				ICDB[7:	0]					
ICDA	[15:0]				ICDA[15						
ICDD	[15:0]				ICDD[15	:0]					
MODULE 1											
AFEINTST	[7:0]	_	_	_	_	IWUP2	IWUP1	IDR2	IDR1		
SCT	[7:0]	_	_		_		_	SCEN	SCT		
CRNG	[7:0]	_	_	CRNG	2[1:0]	_	_	CRNG	1[1:0]		
PD	[7:0]	_	_	_	_		PD2	PD1	SB		
WU1	[7:0]				_		AO1	RE1	AE1		
WU2	[7:0]	_	_	_	_		AO2	RE2	AE2		
FEL	[7:0]	_	_		1	FEL[1	1		
FEB	[7:0]		_	_			FEB[4:0]				
CRSLT1L	[7:0]		CRSLT	1[3:0]		_	_		OVR1		
CRSLT1H	[7:0]				CRSLT1[1	1:4]		1			
CRSLT2L	[7:0]		CRSLT2	2[3:0]			_	_	OVR2		
CRSLT2H	[7:0]				CRSLT2[1	1:4]					
AT1H	[7:0]				AT1[11:						
RT1H	[7:0]				RT1[11:						
AT2H	[7:0]			AT2[11:4]							
RT2H	[7:0]				RT2[11:						
CO1	[7:0]					 CO1	[5:0]				
CO2	[7:0]		_	1		CO2					
DSB	[7:0]						DSB[4:0]				
SSB2	[7:0]						SSB2[4:0]				
AFEIE	[7:0]				_	EIWUP2	EIWUP1	EDR2	EDR1		

Table 9. Special-Function Register Bit Function



Table 10. Special-Function Register Reset Values

	MOE	OULE 0				MOD	ULE 1		
REGISTER	MSB			LSB	REGISTER	MSB			LSB
PO0	_		0111	1111	AFEINTST	-		0000	0000
EIFO	-	_	0000	0000	SCT	-	_	0000	0010
EIEO	—	_	0000	0000	CRNG	-	_	0010	0010
EIESO	—		0000	0000	PD	—	_	0000	0000
TCON	—		0000	0000	WU1	—	_	0000	0100
TFRQ	—	—	0000	0000	WU2	—	—	0000	0100
TCNT	—		0000	0000	FEL	—	_	0001	1110
PIO	—	—	SSSS	SSSS	FEB	—	—	0000	0000
PD0	—		0000	0000	CRSLT1L	—		0000	0000
BRKP	0000	0000	0000	0000	CRSLT1H	—	—	0000	0000
ICDT0	0000	0000	0000	0000	CRSLT2L	—	_	0000	0000
ICDT1	0000	0000	0000	0000	CRSLT2H	—		0000	0000
ICDC	—	—	0000	0000	AT1H	—		0000	0000
ICDF	—	_	0000	0000	RT1H	—		0000	0000
ICDB	—		0000	0000	AT2H	—		0000	0000
ICDA	0000	0000	0000	0000	RT2H	—		0000	0000
ICDD	0000	0000	0000	0000	CO1	_	_	0000	0000
—	—		_		CO2		-	0000	0000
—	—		—	—	DSB	_	_	0000	0001
_	—		—	—	SSB2	—	—	0000	0001
—	—	—		—	AFEIE	—	—	0000	0000

Table 11. Special-Function Register Bit Description

REGISTER	DESCRIPTION	
PO0 (00h, 00h)	Port 0 Output Register (8-Bit Register)	
Initialization	This register is set to 7Fh on all forms of reset.	
Read/Write Access	Unrestricted read/write.	
PO0[6:0]	Port 0 Output Register Bits [6:0]. This register stores output data for this port when it is defined as an output port. Reading from the register returns the contents of the register and does not necessarily reflect the true state of the port pins. Changing the direction of this port does not change the data contents of the register.	
PO0.7	Reserved. Read returns 0.	
EIF0 (01h, 00h)	External Interrupt Flag 0 Register (8-Bit Register)	
Initialization	This register is cleared to 00h on all forms of reset.	
Read/Write Access	Unrestricted read/write.	
EIF0[2:0]-IE[2:0]	Interrupt Edge Detect Bits [2:0]. These bits are set when the edge selected by ITx is detected on the interrupt pin, INTx. Setting any of the bits to 1 generates an interrupt to the CPU if the corresponding interrupt is enabled. These bits remain set until cleared by software or a reset. It must be cleared by software before exiting the interrupt source routine or another interrupt is generated as long as the bit remains set.	
EIF0[7:3]	Reserved. Read returns 0.	

Table 11. Special-Function Register Bit Description (continued)

REGISTER	DESCRIPTION			
EIE0 (02h, 00h)	External Interrupt Enable 0 Register (8-Bit Register	er)		
Initialization	This register is cleared to 00h on all forms of reset.			
Read/Write Access	Unrestricted read/write.			
EIE0[2:0]-EX[2:0]	Enable External Interrupt Bits [2:0]. Setting any of these bits to 1 enables the corresponding external interrupt, INTx. Clearing any of the bits to 0 disables the corresponding interrupt function.			
EIE0[7:3]	Reserved. Read returns 0.			
EIES0 (03h, 00h)	External Interrupt Edge Select 0 Register (8-Bit Register)			
Initialization	This register is cleared to 00h on all forms of reset.			
Read/Write Access	Unrestricted read/write.			
EIES0[2:0]-IT[2:0]	Edge Select for External Interrupt Bits [2:0]: ITx = 0 – External Interrupt INTx is positive edge triggered. ITx = 1 – External Interrupt INTx is negative edge triggered.			
EIS0[7:3]	Reserved. Read returns 0.			
TCON (04h, 00h)	Timer Control Register (8-Bit Register)			
Initialization	This register is cleared to 00h on all forms of reset.			
Read/Write Access	Unrestricted read. Write is unrestricted, unless otherwise stated in the following bit description.			
	Timer Prescaler Select Bits [2:0]. The following bits select the prescaler value that apply to the select source clock.			
	TPSS[2:0]	PRESCALE VALUE		
	000	/1		
	001	/4		
	010	/16		
TCON[2:0]-TPSS[2:0]	011	/64		
	100	/256		
	101	/512		
	110	/1024		
	111	/2048		
	These bits can only be written to when the timer is disabled (TMREN = 0).			
TCON.3-TCLK	Timer Clock Select. This bit selects the clock source used by the Timer. When this bit is cleared to 0, the system clock is used as the clock source. When this bit is set to 1, the 32kHz is used. This bit can only be written to when the timer is disabled (TMREN = 0).			
TCON.4-TMREN	Timer Enable. Setting this bit to 1 enables the Timer. Clearing this bit halts the Timer. The Timer continues to run in Stop mode if TMREN = 1.			
TCON.5-TVALID	Timer Value Valid. This bit indicates whether TCNT returns the valid value when 32kHz is selected as the clock source. When this bit is set to 1, TCNT returns the valid value. When this bit is cleared to 0, TCNT returns 0000h. This bit has no meaning when the system clock is used as a clock source. In this case, TCNT always returns valid value.			
TCON.6-TMRIF	Timer Interrupt Flag. This bit is set to 1 when the Timer count matches the timer frequency value. It is cleared either by software or a reset. A 0 on this bit indicates no Timer overflow has been detected.			
TCON.7-TMRIE	Timer Interrupt Enable. Setting this bit to 1 enables the Timer interrupt. Clearing this bit to 0 disables the Timer interrupt.			

Table 11. Special-Function Register Bit Description (continued)

REGISTER	DESCRIPTION		
TFRQ (05h, 00h)	Timer Frequency Register (8-Bit Register)		
nitialization	This register is cleared to 00h on all forms of reset.		
Read/Write Access	Unrestricted read. This register can only be written when TCLK = 0; otherwise, a write to this register is ignored.		
TFRQ[7:0]	Timer Reload Register Bits [7:0]. This register is used to store Timer overflow value.		
TCNT (06h, 00h)	Timer Count Register (8-Bit Register)		
nitialization	This register is cleared to 00h on all forms of reset.		
Read/Write Access	Unrestricted read. This register can only be written when TCLK = 0; otherwise, a write to this register ignored.		
TCNT[7:0]	Timer Count Register Bits [7:0]. This register is used to load and read a value to/from the Timer.		
PI0 (08h, 00h)	Port 0 Input Register (8-Bit Register)		
Initialization	The reset value for this register is dependent on the logical states of the pins.		
Read/Write Access	Unrestricted read only		
PI0[6:0]	Port 0 Input Register Bits [6:0]. This register reflects the logic state of its port pins when read.		
PI0.7	Reserved. Read returns 0.		
PD0 (09h, 00h)	Port 0 Direction Register (8-Bit Register)		
Initialization	This register is cleared to 00h on all forms of reset.		
Read/Write Access	Unrestricted read/write.		
PD0[6:0]	Port 0 Direction Register Bits [6:0]. This register is used to determine the direction of the Port 0 function. The port pins are independently controlled by their direction bits. When a bit is set to 1, its corresponding pin is used as an output; data in the PO register is driven on the pin. When a bit is cleared to 0, its corresponding pin is used as an input, and allows an external signal to drive the pin. Note that when functioning as an input, the port pin is driven to a high-impedance state.		
PD0.7	Reserved. Read returns 0.		
BRKP (0Fh, 00h)	Software Breakpoint Register (8-Bit Register)		
Initialization	This register is cleared to 00h on all forms of reset.		
Read/Write Access	Unrestricted read/write.		
BRKP.0-BREAK	BREAK. Setting this bit causes an emulation breakpoint to activate and halt the system on the instruction, which sets the bit. This bit is connected directly to the SBPE input on the emulation block and is self-clearing. A read of this bit always returns zero.		
BRKP[7:1]	Reserved. Read returns 0.		
CDT0 (18h, 00h)	In-Circuit Debug Temp 0 Register (16-Bit Register)		
Initialization	This register is cleared to 0000h after a power-on reset or a Test-Logic-Reset TAP state.		
Read/Write Access	Unrestricted read/write access by the CPU from background or debug mode.		
ICDT0[15:0]	In-Circuit Debug Temp 0 Register Bits [15:0]. This register is intended for use by the utility ROM in-circuit debug or test routines as temporary storage to save registers that might otherwise have to be placed in the stack (e.g., DPC, DP[n]).		
ICDT1 (19h, 00h)	In-Circuit Debug Temp 1 Register (16-Bit Register)		
Initialization	This register is cleared to 0000h after a power-on reset or a Test-Logic-Reset TAP state.		
Read/Write Access	Unrestricted read/write access by the CPU from background or debug mode.		
ICDT1[15:0]	In-Circuit Debug Temp 1 Register Bits [15:0]. This register is intended for use by the utility ROM in-circuit debug or test routines as temporary storage to save registers that might otherwise have to be placed in the stack (e.g., DPC, DP[n]).		

Table 11. Special-Function Register Bit Description (continued)

REGISTER	DESCRIPTION			
ICDC (1Ah, 00h)	In-Circuit Debug Co	ntrol Register (8-Bit Register)		
Initialization	This register is cleared to 00h after a power-on reset or a Test-Logic-Reset TAP state.			
Read/Write Access	Unrestricted read; all bits are set and cleared by the debug engine only. This register can be accessed using a valid JTAG debug engine command.			
	Command Bits [3:0]. These bits reflect the current host command in debug mode. These bits are set by the debug engine and allow the ROM code to determine the course of action.			
	CMD[3:0]	ACTION		
	0000	No operation		
	0001	Read register		
	0010	Read data memory		
	0011	Read stack memory		
ICDC[3:0]-CMD[3:0]	0100	Write register		
	0101	Write data memory		
	0110	Trace, single step the CPU		
	0111	Return, return to background mode		
	1000	Unlock password		
	1001	Read selected register		
	1010	Execute Test Execute Test (only supported when TME = 1)		
	Other	Reserved		
ICDC.4	Reserved. Read retu	Irns 0.		
ICDC.5-REGE	Break-On Register Enable. This bit always returns 0. Therefore, BP4 and BP5 breakpoints are not supported.			
ICDC.6-TE	Timer Enabled. This bit always returns 0 and the timer is automatically disabled in debug mode.			
ICDC.7-DME	Debug Mode Enable. When this bit is cleared to 0, background mode commands can be executed but breakpoints are disabled. When this bit is set to 1, breakpoints are enabled while background mode commands can still be entered. This bit is only set or cleared from background mode. This bit has no meaning for the ROM code.			
ICDF (1Bh, 00h)	In-Circuit Debug Flag Register (8-Bit Register)			
Initialization	This register is cleare	ed to 00h after a power-on reset or a Test-Logic-Reset TAP state.		
Read/Write Access	Unrestricted read; or	ly bit 0 is writable by the CPU.		
ICDF.0-TXC	Serial Transfer Complete. This bit is set by the hardware at the end of a transfer cycle at the TAP communication link. The TXC helps the debug engine to recognize host requests, either command or data. This bit is normally set by ROM code to signify/request sending or receiving data; the TXC must be cleared by the debug engine once set. CPU writes to the TXC bit result in clearing the JTAG PSS1:0 bits.			
ICDF.1-SPE	System Program Enable. The SPE bit used for in-system programming support and its logical state, when read by the CPU, always reflects the logical-OR of the SPE bit and the SPE bit of the System Programming Buffer (SPB) register in the TAP module (which is accessible using JTAG). The logical state of this bit determines the program flow after a reset. When it is set to logic 1, in-system programming is executed by the utility ROM. When it is cleared to 0, execution is transferred to user code. This bit allows read access by the CPU and is cleared to 0 only on a power-on reset or Test-Logic-Reset. The JTAG SPE bit is cleared by hardware when the ROD bit is set. The SPE bit is read only.			