

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

General Description

The MAX14808/MAX14809 octal three-level/quad five-level, high-voltage (HV) pulser devices generate high-frequency HV bipolar pulses (up to ±105V) from low-voltage control logic inputs for driving piezoelectric transducers in ultrasound systems. All eight channels have embedded overvoltage-protection diodes and an integrated active return-to-zero clamp. Both devices have embedded independent (floating) power supplies (FPS) and level shifters that allow signal transmission without the need for external HV capacitors. The MAX14808 also features eight integrated transmit/receive (T/R) switches. The MAX14809 does not have the T/R switch function.

The devices feature two modes of operation: an octal three-level pulser mode (with integrated active return-to-zero clamp) or a quad five-level pulser mode. In octal three-level pulser mode, each channel is controlled by two logic inputs (DINN_/DINP_) and the active return to zero features half the current driving of the pulser 1A (typ). In quad five-level pulser mode, each channel is controlled by three logic inputs and the active return to zero has the same current driving of the pulser 2A (typ).

The devices can operate both in clocked and transparent mode. In clocked mode, data inputs can be synchronized with a clean differential or single-ended clock to reduce phase noise associated with FPGA output signals that are detrimental for Doppler analysis. In transparent mode, the synchronization feature is disabled and output reflects the data input after a 18ns delay. Both devices feature adjustable maximum current (0.5A to 2A) to reduce power consumption when full current capability is not required.

The devices feature integrated grass-clipping diodes (with low parasitic capacitance) for receive (Rx) and transmit (Tx) isolations. Both devices feature a damping circuit that can be activated as soon as the transmit burst is over. The damping circuit has a typical on-resistance of 500Ω . It fully discharges the pulser's output internal node before the grass-clipping diodes.

The devices are available in a 68-pin (10mm x 10mm) TQFN package with an exposed pad and are specified over the -40°C to +85°C extended temperature range.

Benefits and Features

- Save Space (Optimized for High-Channel-Count Systems/Portable Systems)
 - **♦ High Density**
 - 8 Channels (Three-Level Operation)
 - 4 Channels (Five-Level Operation) in One Package
 - ♦ Integrated Low-Power T/R Switches (MAX14808)
 - ♦ DirectDrive[®] Architecture Eliminates External High-Voltage Capacitor
 - ♦ No External Floating Power Supply (FPS) Required
- ♦ High Performance (Designed to Enhance Image Quality)
 - → Excellent -43dBc (typ) THD for Second Harmonic at 5MHz
 - → Sync Function Eliminates Effects of FPGA Jitter and Improves Performance in Doppler Mode
 - ♦ Low Propagation Delay 18ns (typ)
 - **♦ Strong Active Return to Zero**
- **♦ Save Power**
 - Low Quiescent Power Dissipation (5.7mW/ Channel in Octal Mode)
 - ♦ Programmable Current Capability
 - ♦ Shutdown Mode and Disable Transmit Mode

Applications

Ultrasound Medical Imaging Industrial Flaw Detection Piezoelectric Drivers Test Equipment

<u>Ordering Information</u> and <u>Functional Diagram</u> appear at end of data sheet.

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX14808.related.

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	THP Logic Output Voltage Range0.3V to +5.6V
V _{DD} Logic Supply Voltage Range0.3V to +5.6V	V _{GPA} , V _{GPB} Output Voltage
V _{CC} Positive Driver Supply Voltage Range0.3V to +5.6V	Range max[$(V_{PP} - 5.6V)$, $(V_{EE} + 0.6V)$] to $(V_{PP} + 0.3V)$
V _{EE} Negative Driver Supply Voltage Range5.6V to +0.3V	V _{GNA} , V _{GNB} Output Voltage
V _{NNA} , V _{NNB} High Negative	Range($V_{NN} - 0.3V$) to min[($V_{CC} + 0.6V$), ($V_{NN} + 5.6V$)]
Supply Voltage Range110V to +0.3V	Continuous Power Dissipation ($T_A = +70$ °C)
V _{PPA} , V _{PPB} High Positive	TQFN (derate 50mW/°C above +70°C)4000mW
Supply Voltage Range0.3V to +110V	Operating Temperature Range40°C to +85°C
OUT_ Output Voltage RangeV _{NN} to V _{PP}	Maximum Junction Temperature+150°C
LVOUT_ Output Voltage Range	Storage Temperature Range65°C to +150°C
(100mA Maximum Current)1.2V to +1.2V	Lead Temperature (soldering, 10s)+300°C
DINN_, DINP_, CC_, SYNC, LDO_EN0.3V to +5.6V	Soldering Temperature (reflow)+260°C
CLK, CLK, MODE_ Voltage Range0.3V to (V _{CC} + 0.3V)	- · · · · · · · · · · · · · · · · · · ·

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA})...........20°C/W Junction-to-Case Thermal Resistance (θ_{JC}).............0.5°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1\mu F$ bypass capacitor between V_{GNA} and V_{NNA} , 1 μ F bypass capacitor between V_{GPA} and V_{PPB} , 1 μ F bypass capacitor between V_{GPB} and V_{PPB} , V_{LDO} E_{R} = 0V, no load, unless otherwise noted. Typical values are at V_{R} = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES (VDD, VCC, V	/ _{EE} , V _{PP} _, V _I	NN_)				
Logic Supply Voltage	V _{DD}		+1.7	+3	+5.25	V
Positive Drive Supply Voltage	V _{CC}		+4.9	+5	+5.1	V
Negative Drive Supply Voltage	V _{EE}		-5.1	-5	-4.9	V
High-Side Supply Voltage	V _{PP} _		0		+105	V
Low-Side Supply Voltage	V _{NN} _		-105		0	V
External Low-Side LDO Voltage	V _{GN_} - V _{NN_}	LDO_EN = high	5	5.3	5.5	V
External High-Side LDO Voltage	V _{PP_} - V _{GP_}	LDO_EN = high	5	5.3	5.5	V
External Floating Power-Supply Current from V _{GN} _	I _{VGN} _	LDO_EN = high (Note 3)	50			mA
External Floating Power-Supply Current from V _{GP} _	I _{VGP} _	LDO_EN = high (Note 3)	85			mA
LOGIC INPUTS/OUTPUTS (DINN		ODE_, SYNC, CC_, LDO_EN)				
Low-Level Input Threshold	V _{IL}			0	.2 x V _{DD}	V
High-Level Input Threshold	V _{IH}		0.8 x V _C)D		V
Logic Input Capacitance	C _{IN}			4		рF

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1\mu F$ bypass capacitor between V_{GNA} and V_{NNA} , 1 μ F bypass capacitor between V_{GPA} and V_{PPA} , 1 μ F bypass capacitor between V_{GPB} and V_{PPB} , $V_{LDO} = 0V$, no load, unless otherwise noted. Typical values are at $V_{AB} = 0V$, 1 $V_{AB} = 0V$, no load, unless otherwise noted.

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS		
Logic Input Leakage (All Inputs Except LDO_EN)	I _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$		-1	0	+1	μΑ		
LDO_EN Pulldown Resistance	R _{LDO_EN}			7	10	14	kΩ		
THP Low-Level Output Voltage	V _{OL}	Pullup resistor to	$V_{\text{DD}} \left(R_{\text{PULLUP}} = 1 k \Omega \right)$		0.	1 x V _{DD}	V		
CLOCK INPUTS (CLK, CLK)—DI	FFERENTIA	L MODE							
Differential Clock Input Voltage Range	V _{CLKD}			0.2		2	V _{P-P}		
Common-Mode Voltage	V _{CLKCM}				V _{CC} /2		V		
Common-Mode Voltage Range	V _{CL}			V _{CC} /2 - 0.45		V _{CC} /2 + 0.45	V		
I Decision	R _{CLK} ,	Differential			7		kΩ		
Input Resistance	RCLK	Common mode			23		kΩ		
Input Capacitance	C _{CLK} , C <u>CLK</u>	Capacitance to G	ND (each input)		4		pF		
CLOCK INPUTS (CLK, $\overline{\text{CLK}}$)—SINGLE-ENDED MODE ($V_{\overline{\text{CLK}}} < 0.1V$)									
Low-Level Input	V _{IL}	CLK			0.	2 x V _{DD}	V		
High-Level Input	V _{IH}	CLK		0.8 x V _C)D		V		
Single-Ended Mode Selection Threshold Low	V _{IL}	CLK				0.1	V		
Single-Ended Mode Selection Threshold High	V _{IH}	CLK		1			V		
Input Capacitance (CLK)	C _{CLK}				4		рF		
Logic Input Leakage (CLK)	I _{CLK}	$V_{CLK} = 0V \text{ or } V_{DC}$)	-1	0	+1	μΑ		
Pullup Current (CLK)	ICLK	V _{CLK} = 0V			120	180	μΑ		
SUPPLY CURRENT—SHUTDOW	/N MODE (M	ODE0 = Low, MOD	E1 = Low)	·			1		
V _{DD} Supply Current	I _{DD}	All inputs connect	ed to GND or V _{DD}			3	μΑ		
V _{CC} Supply Current	Icc	All inputs connect	ed to GND or V _{DD}			22	μΑ		
V _{EE} Supply Current	I _{EE}	All inputs connect	ed to GND or V _{DD}			13	μΑ		
V _{PP} Supply Current	I _{PP} _	All inputs connect	ed to GND or V _{DD}			10	μΑ		
V _{NN} _ Supply Current	I _{NN} _	All inputs connected to GND or V _{DD}				10	μΑ		
SUPPLY CURRENT—DISABLE	MODE (MOD	E0 = High, MODE1	= High)	1			r		
		All inputs connected to	Transparent or single- ended clock mode		1.7	3	μA		
V _{DD} Supply Current	I _{DDQ}	GND or V _{DD}	Differential clock mode, V _{CLKD} = 0.2V		110	190	μΑ		

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

DC ELECTRICAL CHARACTERISTICS (continued)

((V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1µF bypass capacitor between V_{GNA} and V_{NNA} , 1µF bypass capacitor between V_{GPA} and V_{PPA} , 1µF bypass capacitor between V_{GPB} and V_{PPB} , V_{LDO} = 0V, no load, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
		DINN_ = DINP_ = GN	ID		0.26	0.4	
V _{EE} Supply Current	I _{EEQ}	DINN_ = DINP_ =	MAX14808		9.4	13	mA
		V _{DD}	MAX14809		1.37	2	
		DINN_ = DINP_ = GN	ID		0.49	0.75	
V _{CC} Supply Current	Iccq	DINN_ = DINP_ =	MAX14808		9.6	13.2	mA
		V_{DD}	MAX14809		1.6	2.3	
V _{CC} Supply Current Increase in Clocked Mode	Δl _{CC}	Differential clock mod	Differential clock mode		3.5	5	mA
V _{NN} _Total Supply Current (Quiescent Mode)	I _{NNQ} _	All inputs connected t	to GND or V _{DD}		195	305	μΑ
V _{PP} _Total Supply Current (Quiescent Mode)	I _{PPQ} _	All inputs connected t	to GND or V _{DD}		220	340	μA
Total Power Dissipation per	P _{PDIS1}	T/R switch off, damp (mode)	off (transparent		5.7		
Channel (Disable Mode)	_	DINN_ = DINP_ =	MAX14808		17		mW
	P _{PDIS2}	V _{DD}	MAX14809		7		
SUPPLY CURRENT—OCTAL TH	REE-LEVEL	MODE, NO LOAD (MC	DE0 = High, MODE1	= Low)			
V _{DD} Supply Current (Quiescent	I _{DD} All inputs connected to GND or V _{DD}	All inputs connected	Transparent or single-ended clock mode		1.7	3	
Mode)		Differential clock mode, V _{CLKD} = 0.2V		110	190	μΑ	
		DINN_ = DINP_ = GN	ID		0.26	0.4	
V _{EE} Supply Current (Quiescent Mode)	I _{EEQ}	DINN_ = DINP_ =	MAX14808		9.4	13	mA
Mode)		V _{DD}	MAX14809		1.37	2	1
		DINN_ = DINP_ = GN	ID		0.49	0.75	
V _{CC} Supply Current (Quiescent Mode)	Iccq	DINN_ = DINP_ =	MAX14808		9.6	13.2	mA
inioue)		V_{DD}	MAX14809		1.6	2.3	1
V _{CC} Supply Current Increase in Clocked Mode	Δl _{CC}	Differential clock mod	e		3.5	5	mA
V _{NN} _Total Supply Current (Quiescent Mode)	I _{NNQ} _	All inputs connected t	to GND or V _{DD}		195	305	μΑ
V _{PP} _ Total Supply Current (Quiescent Mode)	I _{PPQ} _	All inputs connected t	to GND or V _{DD}		220	340	μА

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1\mu F$ bypass capacitor between V_{GNA} and V_{NNA} , 1 μ F bypass capacitor between V_{GPA} and V_{PPA} , 1 μ F bypass capacitor between V_{GPB} and V_{PPB} , $V_{LDO} = 0V$, no load, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
T. 10	P _{PDIS1}	T/R switch off, damp mode)	off (transparent		5.7		
Total Power Dissipation per Channel (Quiescent Mode)	P _{PDIS2}	DINN_ = DINP_ = V _{DD} (transparent	MAX14808		17		mW
	· FDI32	mode)	MAX14809		7		
	I _{DD1}		CW Doppler (Note 4), transparent or single-ended clock mode		2.2	3.2	mA
V _{DD} Supply Current		B mode (Note 5), transingle-ended clock m (MAX14808)	•		3.3	6	
	I _{DD2}				10	20	μΑ
V _{EE} Supply Current	I _{EE1}	8 channels switching, CW Doppler (Note 4)	CC0 = high, CC1 = high		67	92	
		I _{EE2} (Note 5) (Figure 1a),	MAX14808		9.7	14.8	mA
	IEE2		MAX14809		2	3	
	I _{CC1}	8 channels switching, CW Doppler (Note 4)	CC0 = high, CC1 = high		45	60	
V _{CC} Supply Current		8 channels switching, B mode	MAX14808		10	15	mA
	ICC2	(Note 5) (Figure 1a), CC0 = low, CC1 = low	MAX14809		2.1	3.2	
V _{DD} Supply Current Increase in Clocked Mode	Δl _{DD}	Differential clock mod	e		1.8		mA
V _{CC} Supply Current Increase in Clocked Mode	Δl _{CC}	Differential clock mod	e		3.8		mA
V Supply Current	I _{NN1}	8 channels switching, high, CC1 = high, R _L (Note 4)			157	200	mΛ
V _{NN} _Supply Current	8 channels switch CC0 = low, CC1 = 240pF (Note 5)		B mode (Figure 1a), v, $R_L = 1k\Omega$, $C_L =$		2	2.8	mA

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1\mu\text{F} \text{ bypass capacitor between } V_{GNA} \text{ and } V_{NNA}, 1\mu\text{F} \text{ bypass capacitor between } V_{GPA} \text{ and } V_{PPB}, V_{\overline{LDO}} = 0V, \text{ no load, unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.}) \text{ (Note 2)}$

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS	
V _{PP} Supply Current	I _{PP1}	8 channels switching, high, CC1 = high, R _L (Note 4)			186	230	- mA	
VPP_ Supply Surrent	I _{PP2}		8 channels switching, B mode (Figure 1a), CC0 = low, CC1 = low, R _L = 1k Ω , C _L = 240pF (Note 5)		3.1	4.5	IIIA	
	PD _{CW}	1 channel switching,	CW Doppler (Note 4)		286			
Power Dissipation per Channel (Octal Three-Level Mode) SUPPLY CURRENT—QUAD FIVE	PD _{PW}	1 channel switching, B mode (Note 5) (Figure 1a), CC0 = low,	MAX14808		73		mW	
	ТЪР	$CC1 = low,$ $R_L = 1k\Omega,$ $C_L = 240pF$	MAX14809		69.5			
SUPPLY CURRENT—QUAD FIV	E-LEVEL DU	AL MODE, NO LOAD	(MODE0 = Low, MODE)	1 = High	1)			
V _{DD} Supply Current (Quiescent Mode)		All inputs connected	Transparent or single-ended clock mode		1.7	3		
	to GND or V _{DD}	Differential clock mode, V _{CLKD} = 0.2V		110	190	μΑ		
		DINN_ = DINP_ = GND			0.26	0.4		
V _{EE} Supply Current (Quiescent	I _{EEQ}	DINN_ = DINP_ = V _{DD}	MAX14808		5.4	7.7	mA	
Mode)			MAX14809		1.35	2		
		DINN_ = DINP_ = GN	D		0.49	0.75		
V _{CC} Supply Current (Quiescent Mode)	I _{CCQ}	DINN_ = DINP_ =	MAX14808		5.6	7.8	mA	
l Mode)		V_{DD}	MAX14809		1.6	2.3		
V _{CC} Supply Current Increase	Δ l $_{CC}$	Differential clock mod	de		3.5	5	mA	
V _{NN} _Supply Current (Quiescent Mode)	I _{NNQ} _	All inputs connected	to GND or V _{DD}		195	305	μА	
V _{PP} _Supply Current (Quiescent Mode)	I _{PPQ} _	All inputs connected	to GND or V _{DD}		220	340	μA	
	P _{PDIS1}	T/R switch off, DAMP mode)	off (transparent		11.3			
Power Dissipation per Channel (Quiescent Mode)	DINN_ =		MAX14808		24.1		mW	
	' PDIS2	V _{DD} (transparent mode)	MAX14809		14.1			

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1\mu F$ bypass capacitor between V_{GNA} and V_{NNA} , 1 μ F bypass capacitor between V_{GPA} and V_{PPA} , 1 μ F bypass capacitor between V_{GPB} and V_{PPB} , $V_{LDO} = 0V$, no load, unless otherwise noted. Typical values are at $V_{AB} = 0V$, 1 $V_{AB} = 0V$, no load, unless otherwise noted.

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
V Cumply Current	I _{DD1}	4 channels switching, (Note 4)	CW Doppler		1.4		mA
V _{DD} Supply Current	I _{DD2}	4 channels switching, (Figure 1a)	B mode (Note 5)		4.3		μΑ
	I _{EE1}	4 channels switching, CW Doppler (Note 4)	CC0 = high, CC1 = high		33		
V _{EE} Supply Current		4 channels switching, B mode (Note 5) (Figure 1a),	MAX14808		5.9		mA
	CC0 = low, CC1 = low	MAX14809		1.9			
	I _{CC1}	4 channels switching, CW Doppler (Note 4)	CC0 = high, CC1 = high		22		
V _{CC} Supply Current		(Note 5) (Figure 1a),	MAX14808		6		mA
	ICC2		MAX14809		2		
V _{DD} Supply Current Increase	Δl _{DD}	Differential clock mod	le		1.8		mA
V _{CC} Supply Current Increase	Δ I _{CC}	Differential clock mod	le		3.8		mA
V _{NN} _ Supply Current	I _{NN1}	4 channels switching, CW Doppler (Note 4)	CC0 = high, CC1 = high, $R_L = 1k\Omega,$ $C_L = 240pF$		90		mA
	I _{NN2}	4 channels switching, (Figure 1a), CC0 = lo			1.3		
V _{PP} _Supply Current	I _{PP1}	4 channels switching, CW Doppler (Note 4)	$CC0 = high,$ $CC1 = high,$ $R_L = 1k\Omega,$ $C_L = 240pF$		103		mA
	I _{PP2}		4 channels switching, B mode (Note 5) (Figure 1a), CC0 = low, CC1 = low		2.2		

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1\mu F$ bypass capacitor between V_{GNA} and V_{NNA} , 1 μ F bypass capacitor between V_{GPA} and V_{PPA} , 1 μ F bypass capacitor between V_{GPB} and V_{PPB} , $V_{LDO} = 0V$, no load, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
	PD _{CW}	1 channel switching, 4), $R_L = 1k\Omega$, $C_L = 24$			311		
Total Power Dissipation per Channel (Quad Five-Level Dual Mode)	DD	1 channel switching, B mode (Note 5) (Figure 1a), CC0 = low,	MAX14808		102		mW
OUDDLY OUDDENT - COT	1 **	$CC1 = low,$ $R_L = 1k\Omega,$ $C_L = 240pF$	MAX14809		94.5		
SUPPLY CURRENT—OCTAL TH +5V, V _{GN} - V _{NN} = +5V)	REE-LEVEL	, NO LOAD (MODE0 =	High, MODE1 = Low,	LDO_EN	= High, \	V _{PP} V ₍	3P_ =
V _{EE} Supply Current (Quiescent Mode)	I _{EEQ} _	All inputs connected	to GND		25	46	μΑ
V _{CC} Supply Current (Quiescent Mode)	I _{CCQ} _	All inputs connected	All inputs connected to GND			420	μА
V _{NN} _Supply Current (Quiescent Mode)	I _{NNQ} _	All inputs connected		40	62	μΑ	
V _{PP} _ Supply Current (Quiescent Mode)	I _{PPQ} _	All inputs connected		40	62	μA	
OUTPUT STAGE							
			CC0 = low, CC1 = low		8.5		
V _{NNA} , V _{NNB} Connected Low-	D	504	CC0 = high, CC1 = low		10		
Side Output Impedance	R _{OLS}	I _{OUT} _ = -50mA	CC0 = low, CC1 = high		13.5		Ω
			CC0 = high, CC1 = high		26	48	
			CC0 = low, CC1 = low		9		
V _{PPA,} V _{PPB} Connected High-	Rous	+50mΛ	CC0 = high, CC1 = low		10.5		Ω
Side Output Impedance	R _{OHS}	I _{OUT} = +50mA	CC0 = low, CC1 = high		14.5		
			CC0 = high, CC1 = high		27	53	
Clamp nFET Output Impedance	R _{ONG}	I_{OUT} = -50mA,			13.5		Ω
Clamp pFET Output Impedance	R _{OPG}	I _{OUT} _ = +50mA			13.5		Ω
Active Damp Output Impedance	R _{DAMP}	Before grass-clipping	diode		500		Ω

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, 1\mu F$ bypass capacitor between V_{GNA} and V_{NNA} , 1 μ F bypass capacitor between V_{GPA} and V_{PPA} , 1 μ F bypass capacitor between V_{GPB} and V_{PPB} , $V_{LDO} = 0V$, no load, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
			CC0 = low, CC1 = low		2.0		
V _{NNA} , V _{NNB} Connected Low-		. 1001/	CC0 = high, CC1 = low		1.5		^
Side Output Current	lols	OLS V _{DS} = +100V	CC0 = low, CC1 = high		1.0		А
			CC0 = high, CC1 = high		0.5		
			CC0 = low, CC1 = low		2.0		
V _{PPA} , V _{PPB} Connected High-		V .100V	CC0 = high, CC1 = low		1.5		_
Side Output Current	Гонѕ	V _{DS} = +100V	CC0 = low, CC1 = high		1.0		A
			CC0 = high, CC1 = high		0.5		
GND-Connected nFET Output Current	I _{ONG}	V _{DS} = +100V			1		А
GND-Connected pFET Output Current	I _{OPG}	V _{DS} = +100V			1		А
Diode Voltage Drop (Blocking Diode and Grass-Clipping Diode)	V _{DROP}	I _{OUT} _ = ±50mA			1.7		V
LVOUT_Diode Clamping Voltage	LV _{CLAMP}	I _{LOAD} = 1mA (MAX1	4808 only)	-0.9		+1	V
Grass-Clipping Diode Reverse Capacitance	C _{REV}				2.5		pF
OUT_ Equivalent Large-Signal Shunt Capacitance	C _{HS}	200V _{P-P} signal			80		pF
T/R Switch On Impedance	R _{ON}	MAX14808 only			11.5		Ω
T/R Switch Off Impedance	R _{OFF}	MAX14808 only		1			МΩ
LVOUT_ Output Offset	LV _{OFF}	LVOUT_, OUT_ unconnected, $V_{CC} = +5V$, $V_{EE} = -5V$		-40	0	+40	mV
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold	t _{SDN}	Temperature rising			+145		°C
Thermal-Shutdown Hysteresis	t _{HYS}				20		°C

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

AC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=+3V, V_{CC}=+5V, V_{EE}=-5V, V_{PPA}=+100V, V_{NNA}=-100V, V_{PPB}=+100V, V_{NNB}=-100V, V_{GNA}$ connected to V_{NNB} with 1µF capacitor, V_{GNB} connected to V_{NNB} with 1µF capacitor, V_{GPA} connected to V_{PPA} with 1µF capacitor, $V_{CC0}=0V$, $V_{CC1}=0V$

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Logic Input to Output Rise Propagation Delay	^t PLH	From 50% DINP_/DIN mode) to 10% OUT_ (Figure 2a)			18		ns
Logic Input to Output Fall Propagation Delay	[†] PHL		From 50% DINP_/DINN_ (transparent mode) to 10% OUT_ transition swing (Figure 2a)				ns
Logic Input to Output Rise to GND Propagation Delay	t _{PL0}	From 50% DINP_/DIN mode) to 10% OUT_ (Figure 2a)		18		ns	
Logic Input to Output Fall to GND Propagation Delay	^t PH0	From 50% DINP_/DIN mode) to 10% OUT_ (Figure 2a)		18		ns	
OUT_ Fall Time (V _{PPA} to V _{NNA,} V _{PPB} to V _{NNB})	t _{FPN}	Figure 2b			30	48	ns
OUT_ Rise Time (V _{NNA} to V _{PPA} , V _{NNB} to V _{PPB})	t _{RNP}	Figure 2b			30	48	ns
OUT_ Rise Time (GND to V _{PPA} , GND to V _{PPB})	t _{ROP}	Figure 2b			15	22.5	ns
OUT_ Fall Time (GND to V _{NNA,} GND to V _{NNB})	t _{FON}	Figure 2b			15	22.5	ns
		20% to 80%	Three-level mode		21		
OUT_ Rise Time (V _{NNA} to GND, V _{NNB} to GND)	t _{RN0}	transition (Figure 2b)	Five-level dual mode		13	r	ns
		20% to 80%	Three-level mode		21		
OUT_ Fall Time (V _{PPA} to GND _, V _{PPB} to GND)	t _{FP0}	transition (Figure 2b)	Five-level dual mode		13		ns
T/R Switch Turn-On Time	tontrsw	(MAX14808 only) Figure 3			0.65	1.2	μs
T/R Switch Turn-Off Time	tofftrsw	(MAX14808 only) Figure 3 (Note 6)			0.02	0.1	μs
Output Enable Time (Shutdown Mode to Normal Operation)	t _{EN1}					100	μs
Output Disable Time (Normal Operation to Shutdown Mode)	t _{DIS1}					10	μs

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=+3V,\,V_{CC}=+5V,\,V_{EE}=-5V,\,V_{PPA}=+100V,\,V_{NNA}=-100V,\,V_{PPB}=+100V,\,V_{NNB}=-100V,\,V_{GNA}\,\,\text{connected to}\,\,V_{NNA}\,\,\text{with}\,\,1\mu\text{F}\,\,\text{capacitor},\,V_{GNB}\,\,\text{connected to}\,\,V_{NNB}\,\,\text{with}\,\,1\mu\text{F}\,\,\text{capacitor},\,V_{GPB}\,\,\text{connected to}\,\,V_{PPB}\,\,\text{with}\,\,1\mu\text{F}\,\,\text{capacitor},\,V_{CC0}=0V,\,V_{CC1}=0V,\,R_L=1k\Omega,\,C_L=240\text{pF},\,\,\text{unless otherwise noted}.\,\,\text{Typical values are at}\,\,T_A=+25^{\circ}\text{C.})\,\,(\text{Note}\,\,2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Enable Time (Transmit Disable Mode to Normal Operation)	^t EN2				50	ns
Output Disable Time (Normal Operation to Transmit Disable Mode)	t _{DIS2}				65	ns
Output Enable Time (Normal Operation to Sync Mode)	t _{EN3}				4	μs
Output Disable Time (Sync Mode to Normal Operation)	t _{DIS3}				500	ns
CLK Frequency	f _{CLK}	V _{DD} = 2.5V			200	MHz
Input Setup Time (DINN_, DINP_)	t _{SETUP}	V _{DD} = 2.5V	2			NS
Input Hold Time (DINN_, DINP_)	t _{HOLD}	$V_{DD} = 2.5V$	0.5			ns
Second-Harmonic Distortion (Low Voltage)	THD2LV	f_{OUT} = 5MHz, V_{PPA} = - V_{NNA} = +5 V , V_{PPB} = - V_{NNB} = +5 V , square wave (all modes)		-40		dBc
Second-Harmonic Distortion (High Voltage)	THD2HV	f_{OUT} = 5MHz, V_{PPA} = - V_{NNA} = +100V, V_{PPB} = - V_{NNB} = +100V, square wave (all modes)		-43		dBc
Pulse Cancellation	PC1	f _{OUT} = 5MHz, V _{PPA} = -V _{NNA} = +100V, V _{PPB} = -V _{NNB} = +100V, 2 periods, all harmonics of the summed signed with respect to the carrier		-40		dBc
Tales Garleenation	PC2	$f_{OUT} = 5MHz$, $V_{PPA} = -V_{NNA} = +100V$, $V_{PPB} = -V_{NNB} = +100V$, 2 periods, $[(V_0 + V_{180})_{RMS}/(2 \times V_{0RMS})]_{dB}$		-40		
Pulser Bandwidth	BW	$V_{PP} = +60V, V_{NNA} = -60V \text{ (Figure 4)}$		20		MHz
RMS Output Jitter	t _J	f _{OUT} = 5MHz, V _{PPA} = -V _{NNA} = +5V, V _{PPB} = -V _{NNB} = +5V, both in clocked mode or transparent mode (Figure 5)		6.25		ps

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PPA} = +100V, V_{NNA} = -100V, V_{PPB} = +100V, V_{NNB} = -100V, V_{GNA} connected to <math>V_{NNA}$ with $1\mu F$ capacitor, V_{GNB} connected to V_{NNB} with $1\mu F$ capacitor, V_{GPA} connected to V_{PPA} with $1\mu F$ capacitor, V_{GPB} connected to V_{PPB} with 1µF capacitor, $V_{\overline{LDO}\ EN}$ = 0V, $V_{\overline{CC0}}$ = 0V, $V_{\overline{CC1}}$ = 0V, $V_{\overline{CC1}}$ = 1k Ω , C_L = 240pF, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	CONDITIONS MIN TYP MAX		UNITS	
T/R Switch Harmonic Distortion (MAX14808)	THD _{TRSW}	$R_{LOAD} = 200\Omega$, $V_{SIGNAL} = 100$ m V_{P-P}		-50		dB
T/R Switch Turn-On/Off Voltage Spike (MAX14808)	V _{SPIKE}	R_{LOAD} = 1k Ω at both sides of T/R switch		50		mV
Crosstalk	СТ	$f = 5MHz$, adjacent channels, $R_{LOUT} = 200\Omega$		-51		dB

- Note 2: All devices are 100% production tested at T_A = +85°C. Limits over the operating temperature range are guaranteed by design.
- Note 3: Maximum operating current from V_{GN} and V_{GP} external power sources can vary depending on application requirements. The suggested minimum values assume 8 channels running in continuous transmission (CWD) at 5MHz with CC0 = CC1 = high.
- **Note 4:** CW Doppler: continuous wave, f = 5MHz, $V_{DD} = +3V$, $V_{CC} = -V_{EE} = +5V$, $V_{PP} = -V_{NN} = +5V$. **Note 5:** B mode: f = 5MHz, PRF = 5kHz, 1 period, $V_{DD} = +3V$, $V_{CC} = -V_{EE} = +5V$, $V_{PP} = -V_{NN} = +100V$.
- Note 6: T/R switch turn-off time is the time required to switch off the bias current of the T/R switch. The off-isolation is not guaranteed.

Timing Diagrams




Figure 1a. High-Voltage Burst Test (Three Levels)

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Timing Diagrams (continued)




Figure 1b. High-Voltage Burst Test (Five Levels)




Figure 2a. Propagation Delay Timing

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Timing Diagrams (continued)




Figure 2b. Output Rise/Fall Timing




Figure 3. T/R Switch Turn-On/Off Time

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Timing Diagrams (continued)




Figure 4. Bandwidth

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Timing Diagrams (continued)







Figure 5. Jitter Timing

Typical Operating Characteristics

 $(V_{DD}=+5V,V_{CC}=+5V,V_{EE}=-5V,V_{PP}=+100V,V_{NN}=-100V,R_{L}=1k\Omega,C_{L}=240pF,unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_{A}=+25^{\circ}C.)$










Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch


Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, V_{CC} = +5V, V_{EE} = -5V, V_{PP} = +100V, V_{NN} = -100V, R_{L} = 1k\Omega, C_{L} = 240pF, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.)$

















Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch


Typical Operating Characteristics (continued)

 $(V_{DD} = +5V, V_{CC} = +5V, V_{EE} = -5V, V_{PP} = +100V, V_{NN} = -100V, R_{L} = 1k\Omega, C_{L} = 240pF, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.)$












Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch


Typical Operating Characteristics (continued)

 $(V_{DD} = +5V, V_{CC} = +5V, V_{EE} = -5V, V_{PP} = +100V, V_{NN} = -100V, R_L = 1k\Omega, C_L = 240pF, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$











Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Pin Configurations



Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Pin Configurations (continued)



Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Pin Description

PIN					
MAX14808 MAX14809		NAME	FUNCTION		
1	_	LVOUT1	Low-Voltage T/R Switch Output 1		
2	_	LVOUT2	Low-Voltage T/R Switch Output 2		
3	_	LVOUT3	Low-Voltage T/R Switch Output 3		
4	_	LVOUT4	Low-Voltage T/R Switch Output 4		
_	1–4, 14–17	I.C.	Internally Connected. Connect I.C. to GND externally.		
5	5	LDO_EN	Internal Supply Generator Control Input. Drive LDO_EN high to disable the internal power supply when using an external power supply on V _{GPA} , V _{GPB} , V _{GNA} , and V _{GNB} . LDO_EN has an internal 10kΩ pulldown resistor to GND.		
6	6	THP	Open-Drain Thermal-Protection Output. THP asserts and sinks a 3mA current to GND when the junction temperature exceeds +150°C.		
7	7	SYNC	CMOS Control Input. Drive SYNC high to enable clocked-input mode. Drive SYNC low to operate in transparent mode (see the <i>Truth Tables</i> section).		
8	8	CLK	CMOS Control Input. Clock positive phase input. Data inputs are clocked in at the rising edge of CLK and $\overline{\text{CLK}}$ in differential clocked mode or at the rising edge of CLK in single-ended clocked mode. Clock maximum frequency is 160MHz.		
9	9	CLK	CMOS Control Input. Clock negative phase input. Data inputs are clocked in at the edge of CLK and $\overline{\text{CLK}}$ in differential clocked mode. Clock maximum frequency is 160MHz. If $\overline{\text{CLK}}$ is connected to GND, the CLK input is a single-ended logic-level clock input. Otherwise, CLK and $\overline{\text{CLK}}$ are self-biased differential clock inputs.		
10	10	CC0	Current Control Input. Control current capability (see the Truth Tables section).		
11	11	CC1	Current Control Input. Control current capability (see the Truth Tables section).		
12	12	MODE0	Mode Control Input. Control operation mode (see the <i>Truth Tables</i> section).		
13	13	MODE1	Mode Control Input. Control operation mode (see the <i>Truth Tables</i> section).		
14	_	LVOUT5	Low-Voltage T/R Switch Output 5		
15	_	LVOUT6	Low-Voltage T/R Switch Output 6		
16	_	LVOUT7	Low-Voltage T/R Switch Output 7		
17	_	LVOUT8	Low-Voltage T/R Switch Output 8		
18, 33, 43, 53, 68	18, 33, 43, 53, 68	GND	Ground		
19, 67	19, 67	V _{DD}	Logic Supply Voltage. Bypass V _{DD} (both pins) to GND with a 0.1µF capacitor as close as possible to the device.		
20	20	DINP5	Digital Signal Positive Input 5 (see the <i>Truth Tables</i> section)		
21	21	DINN5	Digital Signal Negative Input 5 (see the <i>Truth Tables</i> section)		
22	22	DINP6	Digital Signal Positive Input 6 (see the <i>Truth Tables</i> section)		
23	23	DINN6	Digital Signal Negative Input 6 (see the <i>Truth Tables</i> section)		
24	24	DINP7	Digital Signal Positive Input 7 (see the <i>Truth Tables</i> section)		
25	25	DINN7	Digital Signal Negative Input 7 (see the <i>Truth Tables</i> section)		
26	26	DINP8	Digital Signal Positive Input 8 (see the <i>Truth Tables</i> section)		
27	27	DINN8	Digital Signal Negative Input 8 (see the <i>Truth Tables</i> section)		

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Pin Description (continued)

PIN					
MAX14808 MAX14809		NAME	FUNCTION		
28, 58	28, 58	V _{CC}	V_{CC} Supply Voltage. Bypass V_{CC} (both pins) to GND with a 0.1 μF capacitor as close as possible to the device.		
29, 57	29, 57	V _{EE}	V_{EE} Supply Voltage. Bypass V_{EE} (both pins) to GND with a 0.1 μ F capacitor as close as possible to the device.		
30	30	V_{GNB}	Driver Voltage Supply Output. Connect a $1\mu\text{F}$ capacitor to $V_{\mbox{NNB}}$ as close as possible to the device.		
31	31	V_{GPB}	Driver Voltage Supply Output. Connect a $1\mu F$ capacitor to V_{PPB} as close as possible to the device.		
32, 36, 40	32, 36, 40	V_{PPB}	High-Voltage Positive Supply Input. Bypass $V_{\mbox{\footnotesize{PPB}}}$ to GND with a 0.1 μ F capacitor as close as possible to the device.		
34, 38, 42	34, 38, 42	V_{NNB}	High-Voltage Negative Supply Input. Bypass $V_{\mbox{NNB}}$ to GND with a 0.1 $\mu \mbox{F}$ capacitor as close as possible to the device.		
35	35	OUT8	Pulser Output 8		
37	37	OUT7	Pulser Output 7		
39	39	OUT6	Pulser Output 6		
41	41	OUT5	Pulser Output 5		
44, 48, 52	44, 48, 52	V_{NNA}	High-Voltage Negative Supply Input. Bypass V _{NNA} to GND with a 0.1µF capacitor as close as possible to the device.		
45	45	OUT4	Pulser Output 4		
46, 50, 54	46, 50, 54	V_{PPA}	High-Voltage Positive Supply Input. Bypass V _{PPA} to GND with a 0.1µF capacitor as close as possible to the device.		
47	47	OUT3	Pulser Output 3		
49	49	OUT2	Pulser Output 2		
51	51	OUT1	Pulser Output 1		
55	55	V _{GPA}	Driver Voltage Supply Output. Connect a 1µF capacitor to V _{PPA} as close as possible to the device.		
56	56	V _{GNA}	Driver Voltage Supply Output. Connect a 1µF capacitor to V _{NNA} as close as possible to the device.		
59	59	DINN4	Digital Signal Negative Input 4 (see the Truth Tables section)		
60	60	DINP4	Digital Signal Positive Input 4 (see the <i>Truth Tables</i> section)		
61	61	DINN3	Digital Signal Negative Input 3 (see the <i>Truth Tables</i> section)		
62	62	DINP3	Digital Signal Positive Input 3 (see the <i>Truth Tables</i> section)		
63	63	DINN2	Digital Signal Negative Input 2 (see the <i>Truth Tables</i> section)		
64	64	DINP2	Digital Signal Positive Input 2 (see the <i>Truth Tables</i> section)		
65	65	DINN1	Digital Signal Negative Input 1 (see the <i>Truth Tables</i> section)		
66	66	DINP1	Digital Signal Positive Input 1 (see the <i>Truth Tables</i> section)		
		EP	Exposed Pad. Connect EP to GND. Not intended as an electrical connection point.		

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Detailed Description

The MAX14808/MAX14809 octal three-level/quad five-level, high-voltage (HV) pulser devices generate high-frequency, HV bipolar pulses (up to ±105V) from low-voltage control logic inputs for driving piezoelectric transducers in ultrasound systems. All 8 channels have embedded overvoltage-protection diodes and integrated active return-to-zero clamp. Both devices have embedded independent (floating) power supplies (FPSs) and level shifters that allow signal transmission without the need for external HV capacitors. The MAX14808 also features eight integrated transmit receive (T/R) switches. The MAX14809 does not have the T/R switch function.

The devices feature two modes of operation, an octal three-level pulser mode (with integrated active return-to-zero clamp) or a quad five-level pulser mode. In octal three-level pulser mode, each channel is controlled by two logic inputs (DINN_/DINP_) and the active return to zero features half the current driving of the pulser, 1A (typ). In quad five-level pulser mode, each channel is controlled by three logic inputs and the active return to zero has the same current driving of the pulser, 2A (typ).

The devices can operate both in clocked and transparent mode. In clocked mode, data inputs can be synchronized with a clean differential or single-ended clock to reduce phase noise associated with FPGA output signals that are detrimental for Doppler analysis. In transparent mode, the synchronization feature is disabled and output reflects the data input after an 18ns delay. Both devices feature adjustable maximum current (0.5A to 2A) to reduce power consumption when full current capability is not required.

The devices feature integrated grass-clipping diodes (with low parasitic capacitance) for receive (Rx) and

transmit (Tx) isolations. Both devices feature a damping circuit that can be activated as soon as the transmit burst is over. The damping circuit has a typical on-resistance of 500Ω . It fully discharges the pulser's output internal node before the grass-clipping diodes.

Operation Mode

The devices have four operation modes: shutdown, octal three-level, quad five-level dual, and transmit disable. Use the MODE0 and MODE1 inputs to select the operation mode.

Shutdown Mode

All channels are disabled, no transmission and reception is possible. This mode has the lowest power consumption. See Table 1.

Octal Three-Level Mode

The devices operate in eight independent channels. Each channel can generate a three-level pulse. The high-side and low-side FET of each channel are capable of providing 2.0A current, while the clamp is capable of 1A current. See Table 2.

Quad Five-Level Dual Mode

The devices operate in four independent channels. Each channel can generate a five-level pulse. The devices feature independent dual-voltage supplies (V_{NNA} , V_{NNB} , V_{PPA} , and V_{PPB}) and can generate pulses among GND, V_{PPA} , and V_{NNA} or among GND, V_{PPB} , and V_{NNB} . The high-side and low-side FET as well as the clamp of each channel can provide 2.0A current. See Table 3.

Transmit Disable Mode

All eight high-voltage transmit channels are disabled, no pulse transmission is possible. The T/R switch (MAX14808 only) can be turn-on (to receive low-voltage signals) or turn-off (for isolation). See Table 4.

Truth Tables

Table 1. Shutdown Mode (MODE0 = Low, MODE1 = Low)

INP	UTS	OUTPUTS		
DINN_ DINP_		OUT_	LVOUT_ (MAX14808 ONLY)	
X	X	High impedance	High impedance (T/R switch off)	

X = Don't care

Octal Three-Level/Quad Five-Level High-Voltage 2A Digital Pulsers with T/R Switch

Truth Tables (continued)

Table 2. Octal Three-Level Mode (MODE0 = High, MODE1 = Low, V_{NNA} = V_{NNB}, V_{PPA} = V_{PPB})

INPUTS		OUTPUTS		
DINN_	DINP_	OUT_	LVOUT_ (MAX14808 ONLY)	
0	0	Clamp on (damp off)	T/R switch off (LVOUT_ = GND)	
1	0	V _{NNA} /V _{NNB} (damp off)	T/R switch off (LVOUT_ = GND)	
0	1	V _{PPA} /V _{PPB} (damp off)	T/R switch off (LVOUT_ = GND)	
1	1	Clamp on (damp on)	T/R switch on	

^{0 =} logic-low, 1 = logic-high

Table 3. Quad Five-Level Dual Mode (MODE0 = Low, MODE1 = High)

INPUTS				OUTPUTS		
DINNx x = 1, 2, 3, 4	DINPx x = 1, 2, 3, 4	DINNy y = 5, 6, 7, 8	DINPy y = 5, 6, 7, 8	OUTx = OUTy	LVOUTy y = 1, 2, 3, 4 (MAX14808 ONLY)	LVOUTy y = 5, 6, 7, 8 (MAX14808 ONLY)
0	0	X	0	High impedance (damp off)	T/R switch off (LVOUT_ = GND)	T/R switch off (LVOUT_ = GND)
0	0	X	1	Clamp on (damp off)	T/R switch off (LVOUT_ = GND)	T/R switch off (LVOUT_ = GND)
0	1	0	X	V _{PPB} (damp off)	T/R switch off (LVOUT_ = GND)	T/R switch off (LVOUT_ = GND)
1	0	0	X	V _{NNB} (damp off)	T/R switch off (LVOUT_ = GND)	T/R switch off (LVOUT_ = GND)
0	1	1	X	V _{PPA} (damp off)	T/R switch off (LVOUT_ = GND)	T/R switch off (LVOUT_ = GND)
1	0	1	X	V _{NNA} (damp off)	T/R switch off (LVOUT_ = GND)	T/R switch off (LVOUT_ = GND)
1	1	1	X	Clamp on (damp on)	T/R switch on	T/R switch off

Note: Only three control inputs (DINNx, DINPx, DINNy) are required for five-level, dual-mode operation. DINPy can be connected to GND or VDD.

Table 4. Transmit Disable Mode (MODE0 = High, MODE1 = High)

INPUTS		OUTPUTS		
DINN_	DINP_	OUT_	LVOUT_ (MAX14808 ONLY)	
0	0	High impedance (damp off)	T/R switch off (LVOUT_ = GND)	
1	0	High impedance (damp off)	T/R switch off (LVOUT_ = GND)	
0	1	High impedance (damp off)	T/R switch off (LVOUT_ = GND)	
1	1	High impedance (damp on)	T/R switch on	

0 = logic-low, 1 = logic-high

X = Don't care, 0 = logic-low, 1 = logic-high