

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











General Description

The MAX14842 translates digital signals between two domains that have different ground references of up to 72V. The device features six communication channels, two bidirectional and four unidirectional. Two of the four unidirectional channels go in each direction. The device is powered by two supply voltages that independently define the logic levels of each ground domain.

The MAX14842 supports guaranteed data rates up to 30Mbps on the four unidirectional channels and up to 2Mbps on the two bidirectional channels. The bidirectional channels have open-drain outputs, making them suitable for I2C signals. I2C clock stretching and hot swapping is supported on the bidirectional channels.

Undervoltage lockout ensures that the output pins have a defined behavior during power-up, power-down, and during supply transients. For proper operation, ensure that $0V \le (V_{GNDB} - V_{GNDA}) \le 72V$. Note that GNDB must be greater than or equal to GNDA.

The MAX14842 is available in a 16-pin TQFN package and is specified over the -40°C to +125°C automotive temperature range.

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14842ATE+	-40°C to +125°C	16 TQFN-EP**

^{**}EP = Exposed pad.

Features

- ♦ Supports Ground Differences Up to 72V
- ♦ Four Unidirectional Channels: Two In/Two Out
- **♦ Two Bidirectional Channels**
- ♦ I²C Compatible
- Supports I²C Clock Stretching
- ♦ 30Mbps Unidirectional Data Rates
- ◆ 2Mbps Bidirectional Data Rates
- ♦ +3.3V to +5V Level Translation
- Undervoltage Lockout
- ♦ 4mm x 4mm, 16-Pin TQFN Package
- → -40°C to +125°C Automotive Temperature Range

Applications

Telecommunication Systems

Battery Management

I2C, SMBus™, SPI™, and MICROWIRE™ Signals

Medical Systems


Power-Over-Ethernet

SMBus is a trademark of Intel Corp.

SPI is a trademark of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor Corp.

Typical Operating Circuit



⁺Denotes a lead(Pb)-free/RoHS-compliant package.

ABSOLUTE MAXIMUM RATINGS

\/ \	0.01/101/
VDDA to GNDA	0.37 to +67
VDDB to GNDB	0.3V to +6V
GNDB to GNDA	0.3V to +80V
INA1, INA2 to GNDA	0.3V to (VDDA + 0.3V)
INB1, INB2 to GNDB	0.3V to (V _{DDB} + 0.3V)
OUTA1, OUTA2 to GNDA	0.3V to (VDDA + 0.3V)
OUTB1, OUTB2 to GNDB	0.3V to (V _{DDB} + 0.3V)
I/OA1, I/OA2 to GNDA	0.3V to +6V
I/OB1, I/OB2 to GNDB	0.3V to +6V
Common-Mode Transients (i.e., Tr	ransients
Between GNDA and GNDB)	10V/µs

Short-Circuit Duration (OUTA1, OUTA2 to GNI	DA;
OUTB1, OUTB2 to GNDB)	Continuous
Continuous Power Dissipation (T _A = +70°C)	
TQFN (derate 25mW/°C above +70°C)	2000mW
Operating Temperature Range	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	
Soldering Temperature (reflow)	+260°C

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN

Junction-to-Ambient Thermal Characteristics (θ_{JA}) 40°C/W Junction-to-Case Thermal Characteristics (θ_{JC})6°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maxim-ic.com/thermal-tutorial**.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(VDDA - VGNDA = +3.0V \ to \ +5.5V, \ VDDB - VGNDB = +3.0V \ to \ +5.5V, \ VGNDB - VGNDA = 0 \ to \ +72V, \ TA = -40^{\circ}C \ to \ +125^{\circ}C, \ unless \ otherwise noted. Typical values are at VDDA - VGNDA = +3.3V, VDDB - VGNDB = +3.3V, VGNDB - VGNDA = +50V, \ TA = +25^{\circ}C.) \ (Note 2)$

PARAMETER SYMBOL CONDITIONS		MIN	TYP	MAX	UNIT		
DC CHARACTERISTICS							
Cupply Voltage	V _{DDA}	Relative to GNDA	3.0		5.5		
Supply Voltage	VDDB	Relative to GNDB	3.0		5.5	V	
Supply Current	I _{DDA}	VDDA - VGNDA = +5.5V; VDDB - VGNDB = +5.5V; VGNDB - VGNDA = +70V; all inputs at VGNDA, VGNDB, or +5.5V; no load			7.5	mA	
Voltage Between GNDB and GNDA	Vgg	VGNDB - VGNDA	0		72	V	
Side B Leakage Current	ΙL				1	mA	
Undervoltage-Lockout Threshold	Vuvlo	VDDA - VGNDA, VDDB - VGNDB	2			V	
Undervoltage-Lockout Hysteresis	Vuvlohys	VDDA - VGNDA, VDDB - VGNDB	0.1			V	
LOGIC INPUTS AND OUTPUTS							
Input Logic Threshold Voltage	VIT	I/OA1, I/OA2, relative to GNDA	0.5		0.7	V	
		INA1, INA2, relative to GNDA	0.7 x V _{DDA}				
Input Logic-High Voltage	VIH	INB1, INB2, relative to GNDB	0.7 x VDDB			V	
		I/OA1, I/OA2, relative to GNDA	0.7				
		I/OB1, I/OB2, relative to GNDB	0.7 x V _{DDB}				

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DDA} - V_{GNDA} = +3.0V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +3.0V \text{ to } +5.5V, V_{GNDB} - V_{GNDA} = 0 \text{ to } +72V, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDB} - V_{GNDA} = +50V, T_{A} = +25^{\circ}\text{C}.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
		INA1, INA2, relative to GNDA			0.8	
Input Logic-Low Voltage		INB1, INB2, relative to GNDB			0.8	V
	VIL	I/OA1, I/OA2, relative to GNDA			0.5	
		I/OB1, I/OB2, relative to GNDB			0.3 x V _{DDB}	
		OUTA1, OUTA2, relative to GNDA,	V _{DDA} -			V
Output Logic-High Voltage	VOH	source current = 4mA	0.4V			
Output Logic Flight Voltage	VOIT	OUTB1, OUTB2, relative to GNDB, source current = 4mA	VDDB - 0.4V			v
		OUTA1, OUTA2, relative to GNDA, sink current = 4mA			0.8	
		OUTB1, OUTB2, relative to GNDB, sink current = 4mA			0.8	
Output Logic-Low Voltage	VOL	I/OA1, I/OA2, relative to GNDA, sink current = 10mA	0.6		0.9	V
		I/OA1, I/OA2, relative to GNDA, sink current = 0.5mA	0.6		0.85	
		I/OB1, I/OB2, relative to GNDB, sink current = 30mA			0.4	
Input/Output Logic-Low Threshold Difference	ΔVTOL	I/OA1, I/OA2 (Note 3)	50			mV
	I.	VINA1, VINA2, VDDA = +3.6V, VINB1, VINB2, VDDB = +3.6V	-2		+2	μΑ
Input Leakage Current	IL.	VI/OA1, VI/OA2, VDDA = +3.6V, VI/OB1, VI/OB2, VDDB = +3.6V	-2		+2	
Input Capacitance	CIN	INA1, INA2, INB1, INB2, f = 1MHz (Note 4)		4		pF
DYNAMIC SWITCHING CHARA	ACTERISTICS					
Mayiraum Data Data		INA1 to OUTB1, INA2 to OUTB2, INB1 to OUTA1, INB2 to OUTA2	30			
Maximum Data Rate	DR _{MAX}	I/OA1 to I/OB1, I/OA2 to I/OB2, I/OB1 to I/OA1, I/OB2 to I/OA2	2			Mbps
Minimum Pulse Width	PW _{MIN}	INA1 to OUTB1, INA2 to OUTB2, INB1 to OUTA1, INB2 to OUTA2	30			ns
	tDPLH tDPHL	INA1 to OUTB1, INA2 to OUTB2, INB1 to OUTA1, INB2 to OUTA2, VDDA = VDDB = $+3.0V$, RL = $1M\Omega$, CL = $15pF$, Figure 1		20	30	
Propagation Delay	tDPLH tDPHL	I/OA1 to I/OB1, I/OA2 to I/OB2, VDDA = VDDB = +3.0V, R ₁ = 1.6k Ω , R ₂ = 180 Ω , C _{L1} = C _{L2} = 15pF, Figure 2		30	100	ns
	tDPLH tDPHL	I/OB1 to I/OA1, I/OB2 to I/OA2, VDDA = VDDB = +3.0V, R ₁ = 1k Ω , R ₂ = 120 Ω , CL ₁ = CL ₂ = 15pF, Figure 2		60	100	

ELECTRICAL CHARACTERISTICS (continued)

 $(VDDA - VGNDA = +3.0V \ to \ +5.5V, \ VDDB - VGNDB = +3.0V \ to \ +5.5V, \ VGNDB - VGNDA = 0 \ to \ +72V, \ TA = -40^{\circ}C \ to \ +125^{\circ}C, \ unless \ otherwise noted. \\ Typical values are at \ VDDA - VGNDA = +3.3V, \ VDDB - VGNDB = +3.3V, \ VGNDB - VGNDA = +50V, \ TA = +25^{\circ}C.) \ (Note \ 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT			
Propagation Delay Skew ItDPLH - tDPHLI				· .	I/OA1 to I/OB1, I/OA2 to I/OB2, $V_{DDA} = V_{DDB} = +3.0V$, $R_1 = 1.6k\Omega$, $R_2 = 180\Omega$, $C_{L1} = C_{L2} = 15pF$, Figure 2		3	6	ns
	tdskew	I/OB1 to I/OA1, I/OB2 to I/OA2, VDDA = VDDB = $+3.0$ V, R ₁ = 1 k Ω , R ₂ = 120Ω , C _{L1} = C _{L2} = 15 pF, Figure 2		30	100	110			
		OUTB1 to OUTB2 output skew, Figure 1		3	6	ns			
Channel-to-Channel Skew	tooutivoo	OUTA1 to OUTA2 output skew, Figure 1		3	6				
Channel-to-Channel Skew	tDSKEWCC	I/OB1 to I/OB2 output low skew, Figure 2		3	10				
		I/OA1 to I/OA2 output low skew, Figure 2		3	10				
Rise Time	tR	OUTB1, OUTB2, OUTA1, OUTA2, 10% to 90%, Figure 1			5	ns			
Fall Time	tF	OUTB1, OUTB2, OUTA1, OUTA2, 90% to 10%, Figure 1			5				
		I/OA1, I/OA2, 90% to 10%, VDDA = VDDB = $+3.0V$, R ₁ = $1.6k\Omega$, R ₂ = 180Ω , C _{L1} = C _{L2} = $15pF$, Figure 2		30	60	ns			
		I/OB1, I/OB2, 90% to 10%, $V_{DDA} = V_{DDB} = +3.0V$, $R_1 = 1k\Omega$, $R_2 = 120\Omega$, $C_{L1} = C_{L2} = 15pF$, Figure 2		3	6				

Note 2: All units are production tested at T_A = +25°C. Specifications over temperature are guaranteed by design. All voltages of side A are referenced to GNDA; all voltages of side B are referenced to GNDB, unless otherwise noted.

Note 3: ΔV_{TOL} = V_{OL} - V_{IL}. This is the minimum difference between the output logic-low voltage and the input logic threshold for the same I/O pin. This ensures that the I/O channels are not latched low when any of the I/O inputs are driven low (see the *Bidirectional Channels* section).

Note 4: Guaranteed by design; not production tested.

Test Circuits/Timing Diagrams




Figure 1. Test Circuit (A) and Timing Diagram (B) for Unidirectional Testing

Test Circuits/Timing Diagrams (continued)





Figure 2. Test Circuit (A) and Timing Diagrams (B) and (C) for Bidirectional Testing


Typical Operating Characteristics


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDB} - V_{GNDA} = +50V, R_{PUA} = R_{PUB} = 2k\Omega, C_{L} = 15pF, see the$ *Typical Operating Circuit*, TA = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDB} - V_{GNDA} = +50V, R_{PUA} = R_{PUB} = 2k\Omega, C_{L} = 15pF, see the$ *Typical Operating Circuit*, T_A = +25°C, unless otherwise noted.)


















Typical Operating Characteristics (continued)


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDB} - V_{GNDA} = +50V, R_{PUA} = R_{PUB} = 2k\Omega, C_{L} = 15pF, see the$ *Typical Operating Circuit*, T_A = +25°C, unless otherwise noted.)













Pin Configuration



Pin Description

PIN	NAME	FUNCTION	VOLTAGE RELATIVE TO
1	INA2	Logic Input 2 on Side A. INA2 is translated to OUTB2.	GNDA
2	OUTA1	Logic Output 1 on Side A. OUTA1 is a push-pull output.	GNDA
3	OUTA2	Logic Output 2 on Side A. OUTA2 is a push-pull output.	GNDA
4	I/OA1	Bidirectional Input/Output 1 on Side A. I/OA1 is translated to/from I/OB1 and is an open-drain output.	GNDA
5	I/OA2	Bidirectional Input/Output 2 on Side A. I/OA2 is translated to/from I/OB2 and is an open-drain output.	GNDA
6	GNDA	Ground Reference for Side A. V _{GNDA} must be ≤ V _{GNDB} .	_
7	GNDB	Ground Reference for Side B. V _{GNDB} must be ≥ V _{GNDA} .	_
8	I/OB2	Bidirectional Input/Output 2 on Side B. I/OB2 is translated to/from I/OA2 and is an open-drain output.	GNDB
9	I/OB1	Bidirectional Input/Output 1 on Side B. I/OB1 is translated to/from I/OA1 and is an open-drain output.	
10	INB2	Logic Input 2 on Side B. INB2 is translated to OUTA2.	GNDB
11	INB1	Logic Input 1 on Side B. INB1 is translated to OUTA1.	GNDB
12	OUTB2	Logic Output 2 on Side B. OUTB2 is a push-pull output.	GNDB
13	OUTB1	Logic Output 1 on Side B. OUTB1 is a push-pull output.	GNDB
14	VDDB	Supply Voltage of Logic Side B. Bypass VDDB with a 0.1µF ceramic capacitor to GNDB.	GNDB
15	V _{DDA}	Supply Voltage of Logic Side A. Bypass VDDA with a 0.1µF ceramic capacitor to GNDA.	GNDA
16	INA1	Logic Input 1 on Side A. INA1 is translated to OUTB1.	GNDA
_	EP	Exposed Pad. Connect EP to GNDA.	_

Functional Diagram



Detailed Description

The MAX14842 provides both ground-level translation and logic-level shifting needed in systems where there is a difference in ground references of up to 72V. The device is powered by two supply voltages, VDDA and VDDB, which independently set the logic levels on either side of the device. VDDA and VDDB are separately referenced to GNDA and GNDB, respectively. The MAX14842 supports data rates of up to 30Mbps on each of the four unidirectional channels and 2Mbps on the two bidirectional channels.

Ground Translation/Level Shifting

For proper operation, ensure that $0V \le (V_{GNDB} - V_{GNDA}) \le 72V$. Note that GNDB must be greater than or equal to GNDA.

Also ensure that 3.0V \leq (VDDA - VGNDA) \leq 5.5V and 3.0V \leq (VDDB - VGNDB) \leq 5.5V. (VDDA - VGNDA) can be

greater than or less than (VDDB - VGNDB), as long as each is within the normal operating range.

Unidirectional Channels

The device features four unidirectional channels that can each operate independently with a guaranteed data rate of up to 30Mbps. The output driver of each unidirectional channel is push-pull, eliminating the need for pullup resistors. The drivers are also able to drive both TTL and CMOS logic inputs.

Bidirectional Channels

The device features two bidirectional translation channels that have open-drain outputs. The bidirectional channels do not require a direction input. A logic-low on one side causes the corresponding pin on the other side to be pulled low while avoiding data latching within the translator. To prevent latching of the bidirectional channels, the input logic-low threshold (VIT) of I/OA1 and I/OA2 is at least 50mV lower than the output logic-low voltages (VOL) of I/OA1 and I/OA2. This prevents an output logic-low on side A from being accepted as an input low and subsequently transmitted to side B and vice versa.

The I/OA1, I/OA2, I/OB1, and I/OB2 pins have open-drain outputs, requiring pullup resistors to their respective supplies for logic-high outputs. The output low voltages are guaranteed for sink currents of up to 30mA for side B and 10mA for side A (see the *Electrical Characteristics* table).

The bidirectional channels of the device support I²C clock stretching.

Separate Ground References

The device is designed to translate logic signals to and from domains with isolated and offset ground references.

Startup and Undervoltage Lockout

The VDDA and VDDB supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a slump in the supplies. When an undervoltage event occurs on either of the supplies, all outputs on both sides are automatically controlled, regardless of the status of the inputs. The bidirectional outputs become high impedance and are pulled high by the external pullup resistor on the open-drain output. The unidirectional outputs are pulled high internally to the voltage of the VDDA or VDDB supply during undervoltage conditions.




Figure 3. Undervoltage Lockout Behavior

Figure 3 shows the behavior of the outputs during power up and power down.

Applications Information

AC Components on VGG

When the ground difference voltage, VGG, has a time varying (AC) component, limit the amplitude to ensure that the MAX14842 operates as specified. The maximum allowable amplitude of an AC signal on VGG is a function of frequency.

Power-Supply Sequencing

The MAX14842 does not require power-supply sequencing. The logic levels are set independently on either side by VDDA and VDDB. Each supply can be present over the entire specified range regardless of the level or presence of the other.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass VDDA and VDDB with $0.1\mu F$ ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power-supply input pins as possible.

Unidirectional and Bidirectional Level Translator

The MAX14842 operates both as a unidirectional device and bidirectional device simultaneously. Each unidirectional channel can only be used in the direction shown in the *Functional Diagram*. The bidirectional channels function without requiring a direction input.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 TQFN-EP	T1644+4	<u>21-0139</u>	90-0070

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/10	Initial release	_
1	3/11	Deleted the MAX14842ETE+ from the <i>Ordering Information</i> , removed the future status from the MAX14842ATE+ in the <i>Ordering Information</i> , added the automotive temperature range to the <i>Features</i> , <i>Absolute Maximum Ratings</i> , and the <i>Electrical Characteristics</i> sections	1–4

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.