## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 


#### Abstract

General Description The MAX1447/MAX1496/MAX1498 low-power, 3.5- and 4.5-digit, analog-to-digital converters (ADCs) with integrated light-emitting diode (LED) drivers operate from a single 2.7 V to 5.25 V power supply. They include an internal reference, a high-accuracy on-chip oscillator, and a multiplexed LED display driver. An internal charge pump generates the negative supply needed to power the integrated input buffers for single-supply operation. The ADC is configurable for either a $\pm 2 \mathrm{~V}$ or $\pm 200 \mathrm{mV}$ input range and it outputs its conversion results to an LED. The MAX1496 is a 3.5 -digit ( $\pm 1999$ count) device and the MAX1447/MAX1498 are 4.5-digit ( $\pm 19,999$ count) devices. The MAX1447/MAX1496/MAX1498 do not require external precision integrating capacitors, autozero capacitors, crystal oscillators, charge pumps, or other circuitry required with dual-slope ADCs (commonly used in panel meter circuits). These devices also feature on-chip buffers for the differential signal and reference input, allowing direct interface with high-impedance signal sources. In addition, they use continuous internal offset-calibration and offer $>100 \mathrm{~dB}$ rejection of 50 Hz and 60 Hz line noise. Other features include data hold and peak detection and overrange/underrange detection. The MAX1447 features on-demand enhanced offset calibration for improved offset performance. The MAX1447/MAX1498 are available in a 32 -pin, 7 mm $\times 7 \mathrm{~mm}$ TQFP package and the MAX1496 is available in 28 -pin SSOP and 28-pin PDIP packages. All devices in this family operate over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.


Applications
Digital Panel Meters
Hand-Held Meters
Digital Voltmeters
Digital Multimeters
Pin Configurations appear at end of data sheet.

Features

- High Resolution MAX1447/MAX1498: 4.5 Digits ( $\pm 19,999$ Count) MAX1496: 3.5 Digits ( $\pm 1999$ Count)
- Sigma-Delta ADC Architecture No Integrating Capacitors Required No Autozeroing Capacitors Required $>100 \mathrm{~dB}$ of Simultaneous 50 Hz and 60 Hz Rejection
- Selectable Input Range of $\pm 200 \mathrm{mV}$ or $\pm 2 \mathrm{~V}$
- Selectable Voltage Reference: Internal 2.048V or External
- Internal High-Accuracy Oscillator Needs No External Components
- Automatic Offset Calibration
- On-Demand Enhanced Offset Calibration (MAX1447)
- Operate from a Single 2.7V to 5.25V Supply
- Low Power (Exclude LED-Driver Current) Maximum 744 1 A Operating Current (MAX1496) Maximum $960 \mu \mathrm{~A}$ Operating Current (MAX1447/MAX1498)
Maximum $325 \mu \mathrm{~A}$ Shutdown Current
- Multiplexed Common-Cathode LED Drivers Resistor-Programmable Segment Current
- Small 32-Pin, 7mm x 7mm TQFP Package (4.5 Digits), 28-Pin SSOP Package (3.5 Digits)
- Also Available in a PDIP Package (3.5 Digits)

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | RESOLUTION <br> (DIGITS) |
| :--- | :--- | :--- | :---: |
| MAX1447ECJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFP | 4.5 |
| MAX1496EAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | 3.5 |
| MAX1496EPI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 PDIP | 3.5 |
| MAX1498ECJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFP | 4.5 |

*Future product-contact factory for availability.

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

ABSOLUTE MAXIMUM RATINGS

AIN+, AIN- to GND
(MAX1447/MAX1498) ......................VNEG to (AVDD to +0.3 V )
REF+, REF- to GND
(MAX1447/MAX1498)
VNEG to (AVDD to +0.3 V )
INTREF, RANGE, DPSET1, DPSET2, HOLD, PEAK,
DPON to GND (MAX1447/MAX1498) ..-0.3V to (DVDD + 0.3V)
VNEG to GND (MAX1447/MAX1498) ......-2.6V to (AVDD + 0.3V)
LED_EN to GND (MAX1447/MAX1498) ...-0.3V to (DVDD + 0.3V)
ISET to GND (MAX1447/MAX1498) .........-0.3V to (AVDD + 0.3V)
VDD to GND (MAX1496). $\qquad$
$\qquad$ $\ldots . . . . . . . . . . . .-0.3 \mathrm{~V}$ to +6 V
AIN+, AIN- to GND (MAX1496).............VNEG to (VDD to +0.3V)
REF+, REF- to GND (MAX1496) .......... VNEG to (VDD to +0.3V)
INTREF, RANGE, DPSET1, DPSET2, HOLD, PEAK,
DPON to GND (MAX1496) ....................-0.3V to (VDD + 0.3V)
VNEG to GND (MAX1496) .........................-2.6V to (VDD + 0.3V)
ISET to GND (MAX1496) ............................-0.3V to (VDD + 0.3V)
VLED to GLED .......................................................... -0.3 V to +6 V
GLED to GND .......................................................-0.3V to +0.3 V
SEG_ to GLED.........................................-0.3V to (VLED + 0.3V)
DIG_ to GLED ..........................................-0.3V to (VLED + 0.3V)
DIG_ Sink Current ............................................................ 300 mA
DIG_ Source Current.......................................................... 50 mA
SEG_ Sink Current ............................................................. 50 mA
SEG_ Source Current......................................................... 50 mA
Maximum Current Input into Any Other Pin ......................... 50 mA
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
32-Pin TQFP (derate $20.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )..... 1652.9 mW
28-Pin SSOP (derate $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).......... .762 mW 28-Pin PDIP (derate $14.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )...... 1142.9 mW
Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................ $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(A V_{D D}=D V_{D D}=V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, \mathrm{~V}_{\text {LED }}=+2.7 \mathrm{~V}$ to $+5.25 \mathrm{~V}, \mathrm{GLED}=0, \mathrm{~V}_{\mathrm{REF}}+\mathrm{V}_{\mathrm{REF}}=2.048 \mathrm{~V}$ (external reference), Cref $_{+}=$Cref $^{\prime}=0.1 \mu \mathrm{~F}$, CVNEG $^{2}=0.1 \mu \mathrm{~F}$. Internal clock mode, unless otherwise noted. All specifications are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |
| Noise-Free Resolution |  | MAX1447/MAX1498 | -19,999 |  | +19,999 | Counts |
|  |  | MAX1496 | -1999 |  | +1999 |  |
| Integral Nonlinearity (Note 1) | INL | 2.000 V range | $\pm 1$ |  |  | Counts |
|  |  | 200 mV range | $\pm 1$ |  |  |  |
| Range Change Ratio |  | $\left(V_{\text {AIN }+}-V_{\text {AIN }}=0.100 \mathrm{~V}\right)$ on 200 mV range <br> (VAIN+ - VAIN- $=0.100 \mathrm{~V}$ ) on 2.0 V range | 10:1 |  |  | Ratio |
| Rollover Error |  | $V_{\text {AIN }+}-V_{\text {AIN }}=$ full scale <br> $V_{\text {AIN }-}-V_{\text {AIN }+}=$ full scale | $\pm 1$ |  |  | Counts |
| Output Noise |  |  | 10 |  |  | $\mu \mathrm{V}$ P-P |
| Offset Error (Zero Input Reading) | Offset | $\mathrm{V}_{\text {IN }}=0$ (Note 2) | -0 |  | 0 | Readings |
| Gain Error |  | (Note 3) | -0.5 |  | +0.5 | \% FSR |
| Offset Drift (Zero Reading Drift) |  | $\mathrm{V}_{\text {IN }}=0$ (Note 4) |  | 0.1 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain Drift |  |  |  | $\pm 1$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| INPUT CONVERSION RATE |  |  |  |  |  |  |
| Conversion Rate |  |  |  | 5 |  | Hz |

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D V_{D D}=V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, V_{L E D}=+2.7 \mathrm{~V}$ to $+5.25 \mathrm{~V}, G L E D=0, V_{R E F+}-V_{R E F-}=2.048 \mathrm{~V}$ (external reference), Cref $_{+}=$Cref $^{\prime}=0.1 \mu \mathrm{~F}$, CVNEG $^{2}=0.1 \mu \mathrm{~F}$. Internal clock mode, unless otherwise noted. All specifications are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS (AIN+, AIN-) (bypass to GND with $0.1 \mu \mathrm{~F}$ or greater capacitors) |  |  |  |  |  |  |
| AIN Input Voltage Range (Note 5) |  | RANGE = GND | -2.0 |  | +2.0 | V |
|  |  | RANGE = DVDD (MAX1447/MAX1498) or VDD (MAX1496) | -0.2 |  | +0.2 |  |
| AIN Absolute Input Voltage Range to GND |  |  | -2.2 |  | +2.2 | V |
| Normal-Mode 50 Hz and 60 Hz Rejection (Simultaneously) |  | 50 Hz and $60 \mathrm{~Hz} \pm 2 \%$ | 100 |  |  | dB |
| Common-Mode 50 Hz and 60 Hz Rejection (Simultaneously) | CMR | For 50 Hz and $60 \mathrm{~Hz} \pm 2 \%$, RSOURCE $<10 \mathrm{k} \Omega$ | 150 |  |  | dB |
| Common-Mode Rejection | CMR | At DC | 100 |  |  | dB |
| Input Leakage Current |  |  | 10 |  |  | nA |
| Input Capacitance |  |  | 10 |  |  | pF |
| Average Dynamic Input Current |  | (Note 6) | -20 |  | +20 | nA |
| INTERNAL REFERENCE (REF- = GND, INTREF = DVDD (MAX1447/MAX1498) or VDD (MAX1496) (bypass REF+ to GND with a $4.7 \mu \mathrm{~F}$ capacitor) |  |  |  |  |  |  |
| REF Output Voltage | $V_{\text {REF }}$ |  | 2.007 | 2.048 | 2.089 | V |
| REF Output Short-Circuit Current |  |  | 1 |  |  | mA |
| REF Output Temperature Coefficient | TCVREF |  | 40 |  |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Load Regulation |  | ISOURCE $=0$ to $300 \mu \mathrm{~A}$, ISINK $=0$ to $30 \mu \mathrm{~A}$ | 6 |  |  | $\mathrm{mV} / \mu \mathrm{A}$ |
| Line Regulation |  |  | 50 |  |  | $\mu \mathrm{V} / \mathrm{V}$ |
| Noise Voltage |  | 0.1 Hz to 10 Hz | 25 |  |  | $\mu V_{\text {P-P }}$ |
|  |  | 10 Hz to 10 kHz | 400 |  |  |  |
| EXTERNAL REFERENCE (INTREF = GND) (bypass REF+ and REF- to GND with $0.1 \mu \mathrm{~F}$ or greater capacitors) |  |  |  |  |  |  |
| REF Input Voltage |  | Differential, VREF+ - Vref- | 2.048 |  |  | V |
| Absolute REF+, REF- Input Voltage to GND |  |  | -2.2 |  | +2.2 | V |
| Normal-Mode 50 Hz and 60 Hz Rejection (Simultaneously) |  | 50 Hz and $60 \mathrm{~Hz} \pm 2 \%$ | 100 |  |  | dB |
| Common-Mode 50 Hz and 60 Hz Rejection (Simultaneously) | CMR | For 50 Hz and $60 \mathrm{~Hz} \pm 2 \%$, RSOURCE $<10 \mathrm{k} \Omega$ | 150 |  |  | dB |
| Common-Mode Rejection | CMR | At DC | 100 |  |  | dB |
| Input Leakage Current |  |  | 10 |  |  | nA |
| Input Capacitance |  |  | 10 |  |  | pF |
| Average Dynamic Input Current |  | (Note 6) | -20 |  | +20 | nA |

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D V_{D D}=V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, \mathrm{~V}_{\text {LED }}=+2.7 \mathrm{~V}$ to $+5.25 \mathrm{~V}, \mathrm{GLED}=0, \mathrm{~V}_{\text {REF }}-\mathrm{V}_{\text {REF- }}=2.048 \mathrm{~V}$ (external reference), CreF $^{\prime}=$ CREF- $=0.1 \mu \mathrm{~F}$, CVNEG $=0.1 \mu \mathrm{~F}$. Internal clock mode, unless otherwise noted. All specifications are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHARGE PUMP |  |  |  |  |  |  |
| Output Voltage | VNEG | CVNEG $=0.1 \mu \mathrm{~F}$ to GND | -2.60 | -2.42 | -2.30 | V |
| DIGITAL INPUTS (INTREF, RANGE, PEAK, HOLD, DPSET1, DPSET2, DPON) |  |  |  |  |  |  |
| Input Current | IIN | $V_{I N}=0$ or $\mathrm{DV}_{\text {DD }}=\mathrm{V}_{\text {DD }}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Low Voltage | VINL | MAX1447/MAX1498 |  |  | $\begin{aligned} & 0.3 x \\ & D V_{D D} \end{aligned}$ | V |
|  |  | MAX1496 |  |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ |  |
| Input High Voltage | VINH | MAX1447/MAX1498 | $\begin{aligned} & 0.7 x \\ & D V_{D D} \end{aligned}$ |  |  | V |
|  |  | MAX1496 | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  |  |
| Input Hysteresis | VHYS |  |  | 200 |  | mV |
| POWER SUPPLY (Note 7) |  |  |  |  |  |  |
| VDD Voltage | VDD | MAX1496 | 2.70 |  | 5.25 | V |
| AV ${ }_{\text {DD }}$ Voltage | AVDD | MAX1447/MAX1498 | 2.70 |  | 5.25 | V |
| DVDD Voltage | DVDD | MAX1447/MAX1498 | 2.70 |  | 5.25 | V |
| Power-Supply Rejection V ${ }_{\text {DD }}$ | PSRR | (Note 8) |  | 80 |  | dB |
| Power-Supply Rejection AVDD | $\mathrm{PSRR}_{\text {A }}$ | (Note 8) |  | 80 |  | dB |
| Power-Supply Rejection DVDD | $\mathrm{PSRR}_{\mathrm{D}}$ | (Note 8) |  | 100 |  | dB |
| MAX1496 VDD Current (Note 9) | IVDD | $V_{\text {DD }}=5.25 \mathrm{~V}$ |  | 664 | 744 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=3.3 \mathrm{~V}$ |  | 618 | 663 |  |
|  |  | Standby mode |  | 268 | 325 |  |
| MAX1447/MAX1498 AVDD Current (Note 9) | IAVDD | $\mathrm{AV}_{\mathrm{DD}}=5.25 \mathrm{~V}$ |  |  | 640 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{AV} \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  | 600 |  |
|  |  | Standby mode |  |  | 305 |  |
| MAX1447/MAX1498 DVDD Current (Note 9) | IDVDD | $D V_{\text {DD }}=5.25 \mathrm{~V}$ |  |  | 320 | $\mu \mathrm{A}$ |
|  |  | DV ${ }_{\text {DD }}=3.3 \mathrm{~V}$ |  |  | 180 |  |
|  |  | Standby mode |  |  | 20 |  |
| LED Drivers Bias Current |  | From $\mathrm{AV}_{\text {DD }}$ or $\mathrm{V}_{\text {D }}$ |  | 120 |  | $\mu \mathrm{A}$ |

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D V_{D D}=V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, V_{L E D}=+2.7 \mathrm{~V}$ to $+5.25 \mathrm{~V}, \mathrm{GLED}=0, \mathrm{~V}_{\mathrm{REF}}+\mathrm{V}_{\mathrm{REF}}=2.048 \mathrm{~V}$ (external reference), $C_{\text {REF }}=$ CreF $=0.1 \mu \mathrm{~F}$, CVNEG $=0.1 \mu \mathrm{~F}$. Internal clock mode, unless otherwise noted. All specifications are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED DRIVERS (Table 5) |  |  |  |  |  |  |
| LED Supply Voltage | VLED |  | 2.70 |  | 5.25 | V |
| LED Shutdown Supply Current | ISHDN | LED driver shutdown mode |  |  | 10 | $\mu \mathrm{A}$ |
| LED Supply Current | ILED | Seven segments and decimal point on, $\mathrm{R}_{\text {ISET }}=25 \mathrm{k} \Omega$ |  | 176 | 180 | mA |
| Display Scan Rate | fosc | MAX1447/MAX1498 | 640 |  |  | Hz |
|  |  | MAX1496 |  |  |  |  |
| Segment Current Slew Rate | $\Delta \mathrm{I}$ SEG/ $\Delta \mathrm{t}$ |  | 25 |  |  | mA/us |
| DIG_ Voltage Low | V ${ }_{\text {DIG }}$ | $\mathrm{IDIG}_{-}=176 \mathrm{~mA}$ |  | 0.178 | 0.300 | V |
| Segment Drive Source Current Matching | ${ }^{\text {I SEG }}$ |  |  | 3 | $\pm 10$ | \% |
| Segment Drive Source Current | ISEG | $\mathrm{V}_{\text {LED }}-\mathrm{V}_{\text {SEG }}=0.6 \mathrm{~V}, \mathrm{R}$ ISET $=25 \mathrm{k} \Omega$ | 16.0 | 21.5 | 25.5 | mA |
| Interdigit Blanking Time |  |  |  | 4 |  | $\mu \mathrm{s}$ |

Note 1: Integral nonlinearity is the deviation of the analog value at any code from its theoretical value after nulling the gain error and offset error.
Note 2: Offset calibrated.
Note 3: Offset nulled.
Note 4: Drift error is eliminated by recalibration at the new temperature.
Note 5: The input voltage range for the analog inputs is given with respect to the voltage on the negative input of the differential pair.
Note 6: $\mathrm{V}_{\text {AIN }}+$ or $\mathrm{V}_{\text {AIN }}=-2.2 \mathrm{~V}$ to +2.2 V . $\mathrm{V}_{\text {REF }}+$ or $\mathrm{V}_{\text {REF }}-=-2.2 \mathrm{~V}$ to +2.2 V . All input structures are identical. Production tested on AIN+ and REF+ only.
Note 7: Power-supply currents are measured with all digital inputs at either GND or DVDD.
Note 8: Measured at DC by changing the power-supply voltage from 2.7 V to 5.25 V and measuring the effect on the conversion error with external reference. PSRR at 50 Hz and 60 Hz exceeds 120 dB with filter notches at 50 Hz and 60 Hz (Figure 2).
Note 9: LED drivers are disabled.

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

$\qquad$ Typical Operating Characteristics
$\left(A V_{D D}=D V_{D D}=V_{D D}=V_{L E D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, G L E D=0$, external reference mode, REF $+=2.048 \mathrm{~V}$, REF- $=$ GND, RANGE $=1$, internal clock mode, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SHUTDOWN CURRENT


SUPPLY CURRENT vs. SUPPLY VOLTAGE (MAX1496)


SHUTDOWN CURRENT
vs. TEMPERATURE (MAX1447/MAX1498)


SHUTDOWN CURRENT vs. SUPPLY VOLTAGE (MAX1496)


SUPPLY CURRENT vs. TEMPERATURE (MAX1447/MAX1498)


SHUTDOWN CURRENT vs. TEMPERATURE (MAX1496)


OFFSET ERROR vs. SUPPLY VOLTAGE (MAX1447/MAX1498)


# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 

Typical Operating Characteristics (continued)
$\left(A V_{D D}=D V_{D D}=V_{D D}=V_{L E D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}=0, G L E D=0$, external reference mode, REF $+=2.048 \mathrm{~V}$, REF- $=\mathrm{GND}$, RANGE $=1$, internal clock mode, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

Typical Operating Characteristics (continued)
$\left(A V_{D D}=D V_{D D}=V_{D D}=V_{L E D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, G L E D=0$, external reference mode, REF $+=2.048 \mathrm{~V}$, REF- $=\mathrm{GND}$, RANGE $=1$, internal clock mode, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)






# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX1496 | MAX1447/ <br> MAX1498 |  |  |
| 1 | 31 | VNEG | -2.5V Charge-Pump Voltage Output. Connect a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 2 | 32 | REF- | Negative Reference Voltage Input. For internal-reference operation, connect REF- to GND. For external-reference operation, bypass REF- to GND with a $0.1 \mu \mathrm{~F}$ capacitor and set $\mathrm{V}_{\text {REF- }}$ from -2.2 V to +2.2 V , provided $\mathrm{V}_{\text {REF }}+>\mathrm{V}_{\mathrm{REF}}$-. |
| 3 | 1 | REF+ | Positive Reference Voltage Input. For internal-reference operation, connect a $4.7 \mu \mathrm{~F}$ capacitor from REF+ to GND. For external-reference operation, bypass REF+ to GND with a $0.1 \mu \mathrm{~F}$ capacitor and set $\mathrm{V}_{\text {REF }}$ from -2.2 V to +2.2 V , provided $\mathrm{V}_{\text {REF }}+>\mathrm{V}_{\text {REF- }}$. |
| 4 | 2 | AlN+ | Positive Analog Input. Positive side of fully differential analog input. Bypass AIN+ to GND with a $0.1 \mu \mathrm{~F}$ or greater capacitor. |
| 5 | 3 | AIN- | Negative Analog Input. Negative side of fully differential analog input. Bypass AIN- to GND with a $0.1 \mu \mathrm{~F}$ or greater capacitor. |
| 6 | 4 | ISET | Segment Current Controller. Connect to ground through a resistor to set the segment current. See Table 5 for current selection. |
| 7 | 5 | GND | Ground |
| 8 | - | VDD | Analog and Digital Circuit Supply Voltage. Connect $V_{D D}$ to $a+2.7 \mathrm{~V}$ to +5.25 V power supply. Bypass VDD to GND with a $0.1 \mu \mathrm{~F}$ capacitor and a $4.7 \mu \mathrm{~F}$ capacitor. |
| 9 | 8 | INTREF | Internal-Reference Logic Input. Connect to GND to select external-reference mode. Connect to DVDD for the MAX1447/MAX1498 and VDD for the MAX1496 to select the internalreference mode. |
| 10 | 9 | RANGE | Range Logic Input. RANGE controls the fully differential analog input range. Connect to GND for the $\pm 2 \mathrm{~V}$ input range. Connect to DVDD (MAX1447/MAX1498) or VDD (MAX1496) for the $\pm 200 \mathrm{mV}$ input range. |
| 11 | 10 | DPSET1 | Decimal-Point Logic-Input 1. Controls the decimal point of the LED. See the Decimal-Point Control section. |
| 12 | 11 | DPSET2 | Decimal-Point Logic-Input 2. Controls the decimal point of the LED. See the Decimal-Point Control section. |
| 13 | 12 | PEAK | Peak Logic Input. Connect to DVDD (MAX1447/MAX1498) or VDD (MAX1496) to display the highest ADC value on the LED. Connect to GND to disable the peak function. |
| 14 | 13 | HOLD | Hold Logic Input. Connect to DVDD (MAX1447/MAX1498) or VDD (MAX1496) to hold the current ADC value on the LED. Connect to GND to update the LED at a rate of 2.5 Hz and disable the hold function. For the MAX1447, only placing the device into hold mode initiates an offset mismatch calibration. Assert HOLD high for a minimum of 2 s to ensure the completion of offset mismatch calibration. |
| 15 | 14 | DIG0 | Digit 0 Driver |
| 16 | 15 | DIG1 | Digit 1 Driver |
| 17 | 16 | GLED | Ground for LED Display Digit Driver |
| 18 | 17 | DIG2 | Digit 2 Driver |

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX1496 | MAX1447/ MAX1498 |  |  |
| 19 | 18 | DIG3 | Digit 3 Driver |
| 20 | 20 | SEGA | Segment A Driver |
| 21 | 21 | SEGB | Segment B Driver |
| 22 | 22 | SEGC | Segment C Driver |
| 23 | 23 | SEGD | Segment D Driver |
| 24 | 24 | SEGE | Segment E Driver |
| 25 | 25 | VLED | LED Display Segment Driver Supply. Connect to $\mathrm{a}+2.7 \mathrm{~V}$ to +5.25 V supply. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to GLED. |
| 26 | 26 | SEGF | Segment F Driver |
| 27 | 27 | SEGG | Segment G Driver |
| 28 | 28 | SEGDP | Segment DP Driver |
| - | 6 | $A V_{D D}$ | Analog Positive Supply Voltage. Connect AV DD to $\mathrm{a}+2.7 \mathrm{~V}$ to +5.25 V power supply. Bypass $A V_{D D}$ to $G N D$ with a $0.1 \mu \mathrm{~F}$ capacitor. |
| - | 7 | DVDD | Digital Positive Supply Voltage. Connect $\operatorname{DV}$ DD to $\mathrm{a}+2.7 \mathrm{~V}$ to +5.25 V power supply. Bypass DV ${ }_{D D}$ to $G N D$ with a $0.1 \mu \mathrm{~F}$ capacitor. |
| - | 19 | DIG4 | Digit 4 Driver |
| - | 29 | LED_EN | Active-High LED Enable. The MAX1447/MAX1498 display driver turns off when the LED_EN is driven to logic low. The MAX1447/MAX1498 LED display driver turns on when LED_EN is driven to logic high. |
| - | 30 | DPON | Decimal-Point Enable Input. Controls the decimal point of the LED. See the Decimal-Point Control section. Connect to DVDD (MAX1447/MAX1498) or VDD (MAX1496) to enable the decimal point. |

## Detailed Description

The MAX1447/MAX1496/MAX1498 low-power, highly integrated ADCs with LED drivers convert a $\pm 2 \mathrm{~V}$ differential input voltage (one count is equal to $100 \mu \mathrm{~V}$ for the MAX1447/MAX1498 and 1mV for the MAX1496) with a sigma-delta ADC and output the result to an LED. An additional $\pm 200 \mathrm{mV}$ input range (one count is equal to $10 \mu \mathrm{~V}$ for the MAX1447/MAX1498 and $100 \mu \mathrm{~V}$ for the MAX1496) is available to measure small signals with increased resolution.
The devices operate from a single 2.7 V to 5.25 V power supply and offer 3.5-digit (MAX1496) or 4.5 -digit (MAX1447/MAX1498) conversion results. An internal 2.048 V reference, internal charge pump, and a high-accuracy on-chip oscillator eliminate external components.
The devices also feature on-chip buffers for the differential input signal and external-reference inputs, allowing
direct interface with high-impedance signal sources. In addition, they use continuous internal offset-calibration and offer $>100 \mathrm{~dB}$ of 50 Hz and 60 Hz line-noise rejection. Other features include data hold and peak detection and overrange/underrange detection.

## Analog Input Protection

Internal protection diodes limit the analog input range from VNEG to (AVDD + 0.3V) for the MAX1447/ MAX1498, and from VNEG to (VDD + 0.3V) for the MAX1496. If the analog input exceeds this range, limit the input current to 10 mA .

Internal Analog Input/Reference Buffers The MAX1447/MAX1496/MAX1498 analog input/reference buffers allow the use of high-impedance signal sources. The input buffers' common-mode input range allows the analog inputs and the reference to range from -2.2 V to +2.2 V .

# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 



Figure 1. MAX1447/MAX1498 Functional Diagram

## Modulator

The MAX1447/MAX1496/MAX1498 perform analog-todigital conversions using a single-bit, 3rd-order, sigmadelta modulator. The sigma-delta modulator converts the input signal into a digital pulse train whose average duty cycle represents the digitized signal information. The modulator quantizes the input signal at a much higher sample rate than the bandwidth of the input.
The MAX1447/MAX1496/MAX1498 modulator provides 3rd-order frequency shaping of the quantization noise resulting from the single-bit quantizer. The modulator is fully differential for maximum signal-to-noise ratio and minimum susceptibility to power-supply noise. A singlebit data stream is then presented to the digital filter to remove the frequency-shaped quantization noise.

## Digital Filtering

The MAX1447/MAX1496/MAX1498 contain an on-chip digital lowpass filter that processes the data stream from the modulator using a SINC ${ }^{4}$ response:

$$
\left(\frac{\sin (x)}{x}\right)^{4}
$$

The SINC ${ }^{4}$ filter has a settling time of four output data periods ( $4 \times 200 \mathrm{~ms}$ ).
The MAX1447/MAX1496/MAX1498 have 25\% overrange capability built into the modulator and digital filter. The digital filter is optimized for the fclk equal to 4.9152MHz. The frequency response of the SINC ${ }^{4}$ filter is calculated as follows:

$$
\begin{aligned}
& H(z)=\left[\frac{1}{N} \frac{\left(1-Z^{-N}\right)}{\left(1-Z^{-1}\right)}\right]^{4} \\
& H(f)=\frac{1}{N}\left[\frac{\sin \left(N \pi \frac{f}{f_{m}}\right)}{\sin \left(\frac{\pi f}{f_{m}}\right)}\right]^{4}
\end{aligned}
$$

where N is the oversampling ratio, and $\mathrm{f}_{\mathrm{m}}=\mathrm{N} \times$ output data rate $=5 \mathrm{~Hz}$.

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers



Figure 2. Frequency Response of the SINC4 Filter (Notch at 50Hz and 60 Hz )

Filter Characteristics
Figure 2 shows the filter frequency response. The $\mathrm{SINC}^{4}$ characteristic -3dB cutoff frequency is 0.228 times the first notch frequency ( 5 Hz ). The oversampling ratio (OSR) for the MAX1496 is 128 and the OSR for the MAX1447/MAX1498 is 1024.
The output data rate for the digital filter corresponds to the positioning of the first notch of the filter's frequency response. The notches of the SINC4 filter are repeated at multiples of the first notch frequency. The SINC ${ }^{4}$ filter provides an attenuation of better than 100 dB at these notches. For example, 50 Hz is equal to 10 times the first notch frequency and 60 Hz is equal to 12 times the first notch frequency.
For large step changes at the input, allow a settling time of 800 ms before valid data is read.

Internal Clock
The MAX1447/MAX1496/MAX1498 contain an internal oscillator. Using the internal oscillator saves board space by removing the need for an external clock source. The oscillator is optimized to give 50 Hz and 60 Hz power-supply and common-mode rejection.

Charge Pump
The MAX1447/MAX1496/MAX1498 contain an internal charge pump to provide the negative supply voltage for the internal analog input/reference buffers.


Figure 3. Segment Connection for the MAX1447/MAX1498 (4.5 Digits)

Figure 4. Segment Connection for the MAX1496 (3.5 Digits)
Table 1. LED Priority Table

| HOLD | PEAK | DISPLAY VALUES FORM |
| :---: | :---: | :--- |
| 1 | $X$ | Hold value |
| 0 | 1 | Peak value |
| 0 | 0 | Latest ADC result |

$\mathrm{X}=$ Don't care.

The bipolar input range of the analog input/reference buffers allows this device to accept negative inputs with high source impedances. Connect a $0.1 \mu \mathrm{~F}$ capacitor from VNEG to GND.

LED Driver
The MAX1447/MAX1498 have a 4.5-digit common-cathode display driver, and the MAX1496 has a 3.5 -digit common-cathode display driver. Figures 3 and 4 show the connection schemes for a standard seven-segment LED display. The LED update rate is 2.5 Hz . The MAX1447/MAX1496/MAX1498 automatically display the results of the ADC, if desired (Table 1).

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers



Figure 5. Two-Digit Common-Cathode Configuration

Figure 5 shows a typical common-cathode configuration for two digits. In common-cathode configuration, the cathodes of all LEDs in a digit are connected together. Each segment driver of the MAX1447/ MAX1496/MAX1498 connects to its corresponding LED's anodes. For example, segment driver SEGA connects to all LED segments designated as A. Similar configurations are used for other segment drivers.
The MAX1447/MAX1496/MAX1498 use a multiplexing scheme to drive one digit at a time. The scan rate is fast enough to make the digits appear to be lit. Figures 6 and 7 show data-timing diagrams for the MAX1447/ MAX1496/MAX1498, where T is the display scan period (typically around $1 / 512 \mathrm{~Hz}$ or 1.9531 ms for the MAX1447/MAX1498, and $1 / 640 \mathrm{~Hz}$ or 1.5625 ms for the MAX1496). TON in Figures 6 and 7 denotes the amount of time each digit is on and is calculated as follows:
$\mathrm{T}_{\mathrm{ON}}=\frac{\mathrm{T}}{5}=\frac{1.95312 \mathrm{~ms}}{5}=390.60 \mu \mathrm{~s}(\mathrm{MAX1447} / \mathrm{MAX1498})$
$\mathrm{T}_{\mathrm{ON}}=\frac{\mathrm{T}}{4}=\frac{1.5625 \mathrm{~ms}}{4}=390.60 \mu \mathrm{~s}(\mathrm{MAX1496})$


Figure 6. LED Voltage Waveform-MAX1447/MAX1498


Figure 7. LED Voltage Waveform—MAX1496

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

## Decimal-Point Control

The MAX1447/MAX1496/MAX1498 allow for full deci-mal-point control and feature leading-zero suppression. Use the DPON, DPSET1, and DPSET2 bits in the control register to set the value of the decimal point (Tables 2 and 3). The MAX1447/MAX1496/MAX1498 overrange and underrange display is shown in Table 4.

## Leading-Zero Suppression

The MAX1447/MAX1496/MAX1498 include a leadingzero suppression circuitry to turn off unnecessary zeros. For example, when DPSET1 and DPSET2 $=[0,0], 0.0$ is displayed instead of 000.0 . This feature saves a substantial amount of power from being wasted.

## Interdigit Blanking

The MAX1447/MAX1496/MAX1498 also include an interdigit blanking circuitry. Without this feature, it is possible to see a faint digit next to a digit that is completely on. The interdigit blanking circuitry prevents bleeding over into the next digit for a short period of time. The typical interdigit blanking time is $4 \mu \mathrm{~s}$.

Reference
The MAX1447/MAX1496/MAX1498 reference sets the full-scale range of the ADC transfer function. With a nominal 2.048 V reference, the ADC full-scale range is $\pm 2 \mathrm{~V}$ with RANGE $=$ GND. With RANGE $=$ DVDD (MAX1447/MAX1498) or VDD (MAX1496), the full-scale range is $\pm 200 \mathrm{mV}$. A decreased reference voltage decreases full-scale range (see the Transfer Functions section).
The MAX1447/MAX1496/MAX1498 accept either an external reference or an internal reference (INTREF). The INTREF logic selects the reference mode.
For internal-reference operation, set INTREF to DVDD (MAX1447/MAX1498) or VDD (MAX1496), connect REFto GND, and bypass REF+ to GND with a $4.7 \mu \mathrm{~F}$ capacitor. The internal reference provides a nominal 2.048 V source between REF+ and GND. The internal-reference temperature coefficient is typically $40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

Table 2. Decimal-Point Control Table—MAX1447/MAX1498

| DPON | DPSET1 | DPSET2 | DISPLAY OUTPUT | ZERO INPUT READING |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 18888 | 0 |
| 0 | 0 | 1 | 18888 | 0 |
| 0 | 1 | 0 | 18888 | 0 |
| 0 | 1 | 1 | 18888 | 0 |
| 1 | 0 | 0 | 1888.8 | 0.0 |
| 1 | 0 | 1 | 188.88 | 0.00 |
| 1 | 1 | 0 | 18.888 | 0.000 |
| 1 | 1 | 1 | 1.8888 | 0.0000 |

Table 3. Decimal-Point Control Table-MAX1496

| DPSET1 | DPSET2 | DISPLAY OUTPUT | ZERO INPUT READING |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 188.8 | 0.0 |
| 0 | 1 | 18.88 | 0.00 |
| 1 | 0 | 1888 | 0 |
| 1 | 1 | 1.888 | 0.000 |

X = Don't care.
Table 4. LED During Overrange and Underrange Conditions

| CONDITION | MAX1496 | MAX1447/MAX1498 |
| :---: | :---: | :---: |
| Overrange | $1---$ | $1----$ |
| Underrange | $-1---$ | $-1----$ |

# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 

For external-reference operation, set INTREF to GND. REF+ and REF- are fully differential. For a valid exter-nal-reference input, $V_{R E F}+$ must be greater than $V_{\text {REF- }}$ Bypass REF+ and REF- with a $0.1 \mu \mathrm{~F}$ or greater capacitor to GND in external-reference mode.
Figure 8 shows the MAX1447/MAX1496/MAX1498 operating with an external differential reference. In this figure, REF- is connected to the top of the strain gauge and REF+ is connected to the midpoint of the resistordivider of the supply.
Figure 9 shows the MAX1447/MAX1496/MAX1498 operating with an external single-ended reference. In this figure, REF- is connected to GND and REF+ is driven with an external 2.048 V reference. Bypass REF+ to GND with a $0.47 \mu \mathrm{~F}$ capacitor.

## Applications Information

## Power-On Reset

At power-up, the digital filter and modulator circuits reset. The MAX1447/MAX1498 allows 6s for the reference to stabilize before performing enhanced offset calibration. During these 6s, the MAX1447/MAX1498 display 1.2V to 1.5 V when a stable reference is detected. If a valid reference is not found, the MAX1447/MAX1498 time out after $6 s$ and begin enhanced offset calibration. Enhanced offset calibration typically lasts 2s. The MAX1447/MAX1498 begin converting after enhanced offset calibration.


Figure 8. Strain-Gauge Application with the MAX1447/MAX1496/ MAX1498

## Offset Calibration

The MAX1447/MAX1496/MAX1498 offer on-chip offset calibration. The device offset calibrates during every conversion cycle.

## Enhanced Offset Calibration <br> (MAX1447 Only)

Enhanced offset calibration is a more accurate calibration method that is needed in the case of the $\pm 200 \mathrm{mV}$ range and 4.5-digit resolution. In addition to enhanced offset calibration at power-up, the MAX1447 performs enhanced calibration on demand by connecting HOLD to $A V_{D D}$ for $>2$ s.

Peak
The MAX1447/MAX1496/MAX1498 feature peak-detection circuitry. When activated (PEAK connected to AVDD for the MAX1498/MAX1447 or to VDD for the MAX1496), the devices display only the highest voltage measured to the LED.
First, the current ADC result is displayed. The new ADC conversion result is compared to the current result. If the new value is larger than the previous peak value, the new value is displayed. If the new value is less than the previous peak value, the display remains unchanged.
Connect PEAK to GND to clear the peak value and disable the peak function.


Figure 9. Thermocouple Application with the MAX1447/MAX1496/ MAX1498

# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 

The MAX1447/MAX1496/MAX1498 feature data-hold circuitry. When activated (HOLD is set to AVDD for the MAX1447/MAX1498 or to VDD for the MAX1496), the device holds the current reading on the LED.

## Strain-Gauge Measurement

Connect the differential inputs of the MAX1447/ MAX1496/MAX1498 to the bridge network of the strain gauge. In Figure 8, the analog supply voltage powers the bridge network and the MAX1447/MAX1496/ MAX1498, along with the reference voltage. The MAX1447/MAX1496/MAX1498 handle an analog input voltage range of $\pm 200 \mathrm{mV}$ and $\pm 2 \mathrm{~V}$ full scale. The analog/reference inputs of the parts allow the analog input range to have an absolute value of anywhere between -2.2 V and +2.2 V .

Thermocouple Measurement Figure 9 shows a connection from a thermocouple to the MAX1447/MAX1496/MAX1498. In this application, the MAX1447/MAX1496/MAX1498 take advantage of the on-chip input buffers that allow large source impedances on the front end. The decoupling capacitors reduce noise pickup from the thermocouple leads. To place the differential voltage from the thermocouple at a suitable common-mode voltage, the AIN-input of the MAX1447/MAX1496/MAX1498 is biased to GND. Use an external temperature sensor, such as the DS75, and a microcontroller to perform cold-junction temperature compensation.


Figure 10. MAX1447/MAX1498 Transfer Function, $\pm 2 \mathrm{~V}$ Range

## Transfer Functions

Figures 10-13 show the transfer functions of the MAX1447/MAX1496/MAX1498.
The transfer function for the MAX1447/MAX1498 with AIN +- AIN $-\geq 0$, RANGE $=G N D$ is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN- }}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 20,000\right)
$$

The transfer function for the MAX1447/MAX1498 with AIN + - AIN $-<0$, RANGE $=$ GND is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN- }}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 20,000\right)+1
$$

The transfer function for the MAX1447/MAX1498 with AIN + - AIN $-\geq 0$, RANGE $=$ DVDD is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN }-}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 20,000\right) \times 10
$$

The transfer function for the MAX1447/MAX1498 with AIN +- AIN $-<0$, RANGE $=$ DVDD is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN }-}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 20,000\right) \times 10+1
$$



Figure 11. MAX1447/MAX1498 Transfer Function, $\pm 200 \mathrm{mV}$ Range

# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 

The transfer function for the MAX1496 with AIN+ - AIN$\geq 0$, RANGE $=$ GND is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN- }}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 2000\right)
$$

The transfer function for the MAX1496 with AIN+ - AIN$<0$, RANGE $=G N D$ is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN- }}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 2000\right)+1
$$

The transfer function for the MAX1496 with AIN+ - AIN$\geq 0$, RANGE $=$ VDD is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN- }}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 2000\right) \times 10
$$

The transfer function for the MAX1496 with AIN+ - AIN$<0$, RANGE $=$ VDD is:

$$
\text { COUNT }=1.024\left(\frac{V_{\text {AIN }+}-V_{\text {AIN- }}}{V_{\text {REF }+}-V_{\text {REF- }}} \times 2000\right) \times 10+1
$$



Figure 12. MAX1496 Transfer Function, $\pm 200 \mathrm{mV}$ Range

Supplies, Layout, and Bypassing
Power up AVDD and DVDD (MAX1447/MAX1498) and VDD (MAX1496) before applying an analog input and external-reference voltage to the device. If this is not possible, limit the current into these inputs to 50 mA . When the analog and digital supplies come from the same source, isolate the digital supply from the analog supply with a low-value resistor (10 ) or ferrite bead. For best performance, ground the MAX1447/ MAX1496/MAX1498 to the analog ground plane of the circuit board.
Avoid running digital lines under the device as this can couple noise onto the IC. Run the analog ground plane under the MAX1447/MAX1496/MAX1498 to minimize coupling of digital noise. Make the power-supply lines to the MAX1447/MAX1496/MAX1498 as wide as possible to provide low-impedance paths and reduce the effects of glitches on the power-supply line.
Shield fast-switching signals, such as clocks, with digital ground to avoid radiating noise to other sections of the board. Avoid running clock signals near the analog inputs. Avoid crossover of digital and analog signals. Running traces that are on opposite sides of the board at right angles to each other reduces feedthrough effects.
Good decoupling is important when using high-resolution ADCs. Decouple the supplies with $0.1 \mu \mathrm{~F}$ ceramic capacitors to GND. Place these components as close to the device as possible to achieve the best decoupling.


Figure 13. MAX1496 Transfer Function, $\pm 2 \mathrm{~V}$ Range

# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 

## Selecting Segment Current

A resistor from ISET to ground sets the current for each LED segment. See Table 5 for more detail. Use the following formula to set the segment current:

$$
I_{S E G}=\left(\frac{1.20 \mathrm{~V}}{R_{I S E T}}\right) \times 450
$$

RISET values below $25 k \Omega$ increase the ISEG. However, the internal current-limit circuit limits the ISEG to less than 30 mA . At higher ISEG values, proper operation of the device is not guaranteed. In addition, the power dissipated may exceed the package power-dissipation limit.

## Choosing Supply Voltage to Minimize Power Dissipation

The MAX1447/MAX1496/MAX1498 drive a peak current of 25.5 mA into LEDs with a 2.2 V forward voltage drop when operated from a supply voltage of at least 3.0 V . Therefore, the minimum voltage drop across the internal LED drivers is $(3.0 \mathrm{~V}-2.2 \mathrm{~V})=0.8 \mathrm{~V}$. The MAX1447/ MAX1496/MAX1498 sink $(8 \times 25.5 \mathrm{~mA}=204 \mathrm{~mA})$ when the outputs are operating and the LED segment drivers are at full current. For a 3.3V supply, the MAX1447/ MAX1496/MAX1498 dissipate (3.3V-2.2V) $\times 204=$ 224.4 mW . If a higher supply voltage is used, the driver absorbs a higher voltage, and the driver's power dissipation increases accordingly. However, if the LEDs used have a higher forward voltage drop than 2.2 V , the supply voltage must be raised accordingly to ensure that the driver always has at least 0.8 V headroom.
For a VLED supply voltage of 2.7 V , the maximum LED forward voltage is 1.9 V to ensure 0.8 V driver headroom. The voltage drop across the drivers with a nominal +5 V supply ( $5.0 \mathrm{~V}-2.2 \mathrm{~V}=2.8 \mathrm{~V}$ ) is almost three times the drop across the drivers with a nominal 3.3 V supply $(3.3 \mathrm{~V}-2.2 \mathrm{~V}=1.1 \mathrm{~V})$. Therefore, the driver's power dissipation increases three times. The power dissipation in the part causes the junction temperature to rise accordingly. In the high ambient temperature case, the total junction temperature may be very high $\left(>+125^{\circ} \mathrm{C}\right)$. At higher junction temperatures, the ADC performance degrades. To ensure the dissipation limit for the MAX1447/MAX1496/MAX1498 is not exceeded and the ADC performance is not degraded, a diode can be inserted between the power supply and VLED.

Table 5. Segment-Current Selection

| RISET (k $\boldsymbol{\Omega})$ | ISEG (mA) |
| :---: | :---: |
| 25 | 21.6 |
| 50 | 10.8 |
| 100 | 5.4 |
| 500 | 1.1 |
| $>2500$ | LED driver disabled |

## Computing Power Dissipation

The following can be used to compute power dissipation:
PD $=($ VLED $\times$ IVLED $)+(V L E D-$ VDIODE $)$
(DUTY $\times$ ISEG $\times N$ ) + VSUPPLY $\times$ ISUPPLY
VLED $=$ LED driver supply voltage IVLED = VLED bias current
VDIODE = LED forward voltage
DUTY = segment ON time during each digit ON time
ISEG = segment current set by RISET
$N=$ number of segments driven (worst case is eight)
VSUPPLY = supply voltage of the part
ISUPPLY = supply current from VDD for the MAX1496 or AVDD + DVDD for the MAX1447/MAX1498.

## Dissipation Example

For ISEG $=25.5 \mathrm{~mA}, \mathrm{~N}=8$, DUTY $=127 / 128$, V DIODE $=$ 1.5 V at $25.5 \mathrm{~mA}, \mathrm{VLED}=\mathrm{V}$ SUPPLY $=5.25 \mathrm{~V}$ :

$$
\begin{aligned}
\mathrm{PD}= & (5.25 \times 2 \mathrm{~mA})+(5.25 \mathrm{~V}-1.5)[(127 / 128) \\
& \times 25.5 \mathrm{~mA} \times 8)]+5.25 \times 1.080 \mathrm{~mA}
\end{aligned}
$$

$$
\mathrm{PD}=0.7751 \mathrm{~W}
$$

## 28-Pin SSOP-Package Example

For the 28-pin SSOP package ( $T_{J A}=1 / 0.009496=$ $+105.3^{\circ} \mathrm{C} / \mathrm{W}$ ), the maximum allowed ambient temperature $\mathrm{T}_{\mathrm{A}}$ is given by:

$$
\begin{gathered}
\mathrm{TJ}_{\mathrm{J}}(\max )=\mathrm{T}_{\mathrm{A}}+(\mathrm{PD} \times \mathrm{TJA})= \\
+125^{\circ} \mathrm{C}=\mathrm{TA}_{\mathrm{A}}+\left(0.7751 \mathrm{~W} \mathrm{x}+105.3^{\circ} \mathrm{C} / \mathrm{W}\right) \\
\mathrm{TA}_{\mathrm{A}}=+43^{\circ} \mathrm{C}
\end{gathered}
$$

Thus, the device cannot operate safely at a maximum package temperature of $+85^{\circ} \mathrm{C}$. The power dissipates in the part need to be lowered.

# 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers 

$$
\begin{gathered}
(\mathrm{PD} \times \mathrm{TJA}) \max =\left(+125^{\circ} \mathrm{C}\right)-\left(+85^{\circ} \mathrm{C}\right)=+40^{\circ} \mathrm{C} \\
\mathrm{PD}(\mathrm{max})=+40^{\circ} \mathrm{C} /+105.3^{\circ} \mathrm{C} / \mathrm{W}=380 \mathrm{~mW} \\
(\mathrm{VLED}-\text { VDIODE })=[380 \mathrm{~mW}-(5.25 \mathrm{~V} \times 2 \mathrm{~mA})-5.25 \mathrm{~V} \times \\
1.080 \mathrm{~mA}] /[(127 / 128) \times 25.5 \mathrm{~mA} \times 8] \\
\text { VLED }- \text { VDIODE }^{2} 1.854 \mathrm{~V}
\end{gathered}
$$

VLED - VDIODE should have the following condition to ensure it operates safely:

$$
0.8 \mathrm{~V}<\mathrm{VLED}-\mathrm{V} \text { DIODE }<1.854 \mathrm{~V}
$$

28-Pin PDIP-Package Example
$\mathrm{PD} \times \operatorname{TJA}(\max )=\left(+125^{\circ} \mathrm{C}\right)-\left(+85^{\circ} \mathrm{C}\right)=+40^{\circ} \mathrm{C}$

$$
\mathrm{PD}(\max )=+40^{\circ} \mathrm{C} /+70^{\circ} \mathrm{C} / \mathrm{W}=571 \mathrm{~mW}
$$

VLED - VDIODE $=[571 \mathrm{~mW}-(5.25 \mathrm{~V} \times 2 \mathrm{~mA})-5.25 \mathrm{~V} \times$ $1.080 \mathrm{~mA}] /[(127 / 128) \times 25.5 \mathrm{~mA} \times 8$ ]

$$
\text { VLED }- \text { VDIODE }=2.80 \mathrm{~V}
$$

For a 28 -pin PDIP package, VLED - VDIODE should have the following condition to ensure it operates safely:

$$
0.8 \mathrm{~V}<\mathrm{VLED}-\mathrm{V} \text { DIODE }<2.80 \mathrm{~V}
$$

## 32-Pin TQFP Package

The MAX1447/MAX1498 TQFP package can operate safely for all supply voltages provided VDIODE $>1.5 \mathrm{~V}$.

## Definitions

## INL

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line is either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. INL for the MAX1447/MAX1496/MAX1498 is measured using the end-point method.

DNL Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of $\pm 1 \mathrm{LSB}$. A DNL error specification of less than $\pm 1$ LSB guarantees no missing codes and a monotonic transfer function.

Rollover Error
Rollover error is defined as the absolute-value difference between a near positive full-scale reading and near negative full-scale reading. Rollover error is tested by applying a full-scale positive voltage, swapping AIN+ and AIN-, and adding the results.

## Zero Input Reading

Ideally, with AIN+ connected to AIN-, the MAX1447/ MAX1496/MAX1498 LED displays zero. Zero input reading is the measured deviation from the ideal zero and the actual measured point.

Gain Error
Gain error is the amount of deviation between the measured full-scale transition point and the ideal full-scale transition point.

Common-Mode Rejection Common-mode rejection (CMR) is the ability of a device to reject a signal that is common to both input terminals. The common-mode signal can be either an AC or a DC signal or a combination of the two. CMR is often expressed in decibels.

## Normal-Mode 50Hz and 60Hz Rejection <br> (Simultaneously)

 Normal-mode rejection is a measure of how much output changes when 50 Hz and 60 Hz signals are injected into only one of the differential inputs. The MAX1447/ MAX1496/MAX1498 sigma-delta converter uses its internal digital filter to provide normal-mode rejection to both 50 Hz and 60 Hz power-line frequencies simultaneously.Power-Supply Rejection Ratio
Power-supply rejection ratio (PSRR) is the ratio of the input supply change (in volts) to the change in the converter output (in volts). It is typically measured in decibels.

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers



## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

Pin Configurations


## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


NDTES:

1. ALL dimensianing and talerancing canform ta ansi y14.5-1982.
2. CONTRDLLING DIMENSIDN: MILLIMETER.
3. THIS $\quad$ UUTLINE CINFORMS TI JEDEC PUBLICATION 95 REGistration ma-136, Variatians bC and be
4. LEADS SHALL BE CDPLANAR WITHIN .004 INCH.

| JEDEC |  |  |  | VARIATIDN |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BC |  | BE |  |  |
|  | 32 |  | LEAD | 48 |  | LEAD |
|  | MIN. | MAX. | MIN. | MAX. |  |  |
| $A$ | --- | 1.60 | --- | 1.60 |  |  |
| $A_{1}$ | 0.05 | 0.15 | 0.05 | 0.15 |  |  |
| $A_{2}$ | 1.35 | 1.45 | 1.35 | 1.45 |  |  |
| $D$ | 8.90 | 9.10 | 8.90 | 9.10 |  |  |
| $D_{1}$ | 7.00 | BSC. | 7.00 | BSC. |  |  |
| $E$ | 8.90 | 9.10 | 8.90 | 9.10 |  |  |
| $E_{1}$ | 7.00 | BSC. | 7.00 | BSC. |  |  |
| $e$ | 0.8 | BSC. | 0.5 | BSC. |  |  |
| $L$ | 0.45 | 0.75 | 0.45 | 0.75 |  |  |
| $b$ | 0.30 | 0.45 | 0.17 | 0.27 |  |  |
| $c$ | 0.09 | 0.20 | 0.09 | 0.20 |  |  |
| $\propto$ | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |  |

## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 0.068 | 0.078 | 1.73 | 1.99 |  |
| A1 | 0.002 | 0.008 | 0.05 | 0.21 |  |
| B | 0.010 | 0.015 | 0.25 | 0.38 |  |
| C | 0.004 | 0.008 | 0.09 | 0.20 |  |
| D | SEE VARIATIONS |  |  |  |  |
| E | 0.205 | 0.212 | 5.20 |  |  |
| e | 0.0256 |  | BSC | 0.65 BSC |  |
| H | 0.301 | 0.311 | 7.65 | 7.90 |  |
| L | 0.025 | 0.037 | 0.63 | 0.95 |  |
| $\alpha$ | $0 \infty$ | $8 \infty$ | $0 \infty$ | $8 \infty$ |  |


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | N |
| D | 0.239 | 0.249 | 6.07 | 6.33 | 14 L |
| D | 0.239 | 0.249 | 6.07 | 6.33 | 16 L |
| D | 0.278 | 0.289 | 7.07 | 7.33 | 20 L |
| D | 0.317 | 0.328 | 8.07 | 8.33 | 24 L |
| D | 0.397 | 0.407 | 10.07 | 10.33 | 28 L |



NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED . 15 MM (.006").
3. CONTROLLING DIMENSION: MILLIMETERS.
4. MEETS JEDEC MO150
5. LEADS TO BE COPLANAR WITHIN 0.10 MM .


## 3.5- and 4.5-Digit, Single-Chip ADCs with LED Drivers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time

