Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

19-2745; Rev 1; 9/03

MAXM EVALUATION KIT AVAILABLE Dual-Phase, Quick-PWM Controller for AMD Hammer CPU Core Power Supplies

General Description

The MAX1544 is a dual-phase, Quick-PWM™, stepdown controller for AMD Hammer™ CPU core supplies. Dual-phase operation reduces input ripple current requirements and output voltage ripple while easing component selection and layout difficulties. The Quick-PWM control scheme provides instantaneous response to fast load-current steps. The MAX1544 includes active voltage positioning with adjustable gain and offset, reducing power dissipation and bulk output capacitance requirements.

The MAX1544 is intended for two different notebook CPU core applications: stepping down the battery directly or stepping down the 5V system supply to create the core voltage. The single-stage conversion method allows this device to directly step down high-voltage batteries for the highest possible efficiency. Alternatively, two-stage conversion (stepping down the 5V system supply instead of the battery) at a higher switching frequency provides the minimum possible physical size.

The MAX1544 complies with AMD's desktop and mobile CPU specifications. The switching regulator features soft-start and power-up sequencing, and soft-shutdown. The MAX1544 also features independent four-level logic inputs for setting the suspend voltage (S0–S1).

The MAX1544 includes output undervoltage protection, thermal protection, and voltage regulator power-OK (VROK) output. When any of these protection features detect a fault, the controller shuts down. Additionally, the MAX1544 includes selectable overvoltage protection.

The MAX1544 is available in a low-profile, 40-pin 6mm x 6mm thin QFN package. For other CPU platforms, refer to the pin-to-pin compatible MAX1519/MAX1545 and MAX1532/MAX1546/MAX1547 data sheets.

Applications

AMD Hammer Desktop or Notebook PCs Multiphase CPU Core Supply Voltage-Positioned Step-Down Converters Servers/Desktop Computers

Quick-PWM is a trademark of Maxim Integrated Products, Inc. Hammer is a trademark of AMD.

MAXIM

__ Maxim Integrated Products 1

Features

♦ **±0.75% VOUT Accuracy Over Line, Load, and Temperature (1.3V)**

♦ **Dual-Phase, Quick-PWM Controller**

- ♦ **Active Voltage Positioning with Adjustable Gain and Offset**
- ♦ **5-Bit On-Board DAC: 0.675V to 1.55V Output Adjust Range**
- ♦ **Selectable 100kHz/200kHz/300kHz/550kHz Switching Frequency**
- ♦ **4V to 28V Battery Input Voltage Range**
- ♦ **Adjustable Slew-Rate Control**
- ♦ **Drives Large Synchronous Rectifier MOSFETs**
- ♦ **Selectable Output Overvoltage Protection**
- ♦ **Undervoltage and Thermal-Fault Protection**
- ♦ **Power Sequencing and Timing**
- ♦ **Selectable Suspend Voltage**
- ♦ **Soft-Shutdown**
- ♦ **Selectable Single- or Dual-Phase Pulse Skipping**

Ordering Information

Pin Configuration

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Note 1: SHDN may be forced to 12V for the purpose of debugging prototype boards using the no-fault test mode, which disables fault protection and overlapping operation.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

MAX1544

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SMP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; **TA = 0°C to +85°C**, unless otherwise specified. Typical values are at TA = +25°C.)

ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS (continued)

MAX1544

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SMP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; **TA = -40°C to +100°C**, unless otherwise specified.) (Note 5)

Note 2: DC output accuracy specifications refer to the trip level of the error amplifier. When pulse skipping, the output slightly rises (<0.5%) when transitioning from continuous conduction to no load.

Note 3: On-time and minimum off-time specifications are measured from 50% to 50% at the DHM and DHS pins, with LX_ forced to GND, BST_ forced to 5V, and a 500pF capacitor from DH_ to LX_ to simulate external MOSFET gate capacitance. Actual incircuit times may be different due to MOSFET switching speeds.

Note 4: The output fault-blanking time is measured from the time when FB reaches the regulation voltage set by the DAC code. During normal operation (SUS = GND), the regulation voltage is set by the VID DAC inputs (D0–D4). During suspend mode (SUS = REF or high), the regulation voltage is set by the suspend DAC inputs (S0–S1).

Note 5: Specifications to $T_A = -40^\circ \text{C}$ and $+100^\circ \text{C}$ are guaranteed by design and are not production tested.

Typical Operating Characteristics

(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD} = 5V, \overline{SHDN} = \overline{SKIP} = V_{CC}, D0-D4 set for 1.5V (SUS = GND), S0-S1 set for 1V $(SUS = V_{CC})$, OFS = GND, $T_A = +25^{\circ}$ C, unless otherwise specified.)

MAXIM

MAX1544

MAX1544

Typical Operating Characteristics (continued)

IVI A XI*IV*I

10 __

MAX1544

Typical Operating Characteristics (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD} = 5V, \overline{SHDN} = \overline{SKIP} = V_{CC}, D0-D4 set for 1.5V (SUS = GND), S0-S1 set for 1V $(SUS = V_{CC})$, OFS = GND, $T_A = +25^{\circ}C$, unless otherwise specified.)

Typical Operating Characteristics (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD} = 5V, \overline{SHDN} = \overline{SKIP} = V_{CC} , D0-D4 set for 1.5V (SUS = GND), S0-S1 set for 1V $(SUS = V_{CC})$, OFS = GND, TA = +25°C, unless otherwise specified.)

C. I_{L1}, 10A/div D. IL2, 10A/div

A. SUS, 5V/div B. $V_{\text{OUT}} = 1.5V$ TO 1.0V, 0.5V/div C. IL1, 10A/div D. IL2, 10A/div 5A LOAD, C_{OIII} = (4) 680 μ F, $\overline{\text{SKIP}}$ = $\overline{\text{SUS}}$, R_{IIMF} = 64.9k Ω

/VI /I XI /VI

Typical Operating Characteristics (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD} = 5V, \overline{SHDN} = \overline{SKIP} = V_{CC}, D0-D4 set for 1.5V (SUS = GND), S0-S1 set for 1V $(SUS = V_{CC})$, OFS = GND, $T_A = +25^{\circ}C$, unless otherwise specified.)

MAX1544 **NAX1544**

MAXIM

Pin Description

MAXIM

Pin Description (continued)

Pin Description (continued)

Detailed Description

Dual 180° Out-of-Phase Operation

The two phases in the MAX1544 operate 180° out-ofphase $(\overline{\text{SKIP}} = \text{REF}$ or high) to minimize input and output filtering requirements, reduce electromagnetic interference (EMI), and improve efficiency. This effectively lowers component count—reducing cost, board space, and component power requirements—making the MAX1544 ideal for high-power, cost-sensitive applications.

Typically, switching regulators provide transfer power using only one phase instead of dividing the power among several phases. In these applications, the input capacitors must support high-instantaneous current requirements. The high-RMS ripple current can lower efficiency due to I2R power loss associated with the input capacitor's effective series resistance (ESR). Therefore, the system typically requires several low-ESR input capacitors in parallel to minimize input voltage ripple, to reduce ESR-related power losses, and to meet the necessary RMS ripple current rating.

With the MAX1544, the controller shares the current between two phases that operate 180° out-of-phase, so the high-side MOSFETs never turn on simultaneously during normal operation. The instantaneous input current of either phase is effectively cut in half, resulting in

reduced input voltage ripple, ESR power loss, and RMS ripple current (see the Input Capacitor Selection section). As a result, the same performance can be achieved with fewer or less-expensive input capacitors. Table 1 lists component selection for standard multiphase selections and Table 2 is a list of component suppliers.

Transient Overlap Operation

When a transient occurs, the response time of the controller depends on how quickly it can slew the inductor current. Multiphase controllers that remain 180 degrees out-of-phase when a transient occurs actually respond slower than an equivalent single-phase controller. In order to provide fast transient response, the MAX1544 supports a phase-overlap mode, which allows the dual regulators to operate in-phase when heavy-load transients are detected, reducing the response time. After either high-side MOSFET turns off, if the output voltage does not exceed the regulation voltage when the minimum off-time expires, the controller simultaneously turns on both high-side MOSFETs during the next ontime cycle. This maximizes the total inductor current slew rate. The phases remain overlapped until the output voltage exceeds the regulation voltage after the minimum off-time expires.

Table 1. Component Selection for Standard Multiphase Applications

MAX1544 **MAX1544**

After the phase-overlap mode ends, the controller automatically begins with the opposite phase. For example, if the secondary phase provided the last on-time pulse before overlap operation began, the controller starts switching with the main phase when overlap operation ends.

Power-Up Sequence

The MAX1544 is enabled when \overline{SHDN} is driven high (Figure 2). The reference powers up first. Once the reference exceeds its UVLO threshold, the PWM controller evaluates the DAC target and starts switching.

For the MAX1544, the slew-rate controller ramps up the output voltage in 25mV increments to the proper operating voltage (see Tables 3 and 4) set by either D0–D4 $(SUS = GND)$ or S0–S1 (SUS = REF or high). The ramp rate is set with the R_{TIME} resistor (see the *Output Voltage* Transition Timing section).

The ramp rate is set with the R_{TIME} resistor (see the Output Voltage Transition Timing section). The controller pulls VROK low until at least 3ms after the MAX1544 reaches the target DAC code.

Figure 1. Standard Two-Phase AMD Mobile 60A Application Circuit

Figure 2. Power-Up and Shutdown Sequence Timing Diagram

Table 2. Component Suppliers

Shutdown

When $\overline{\text{SHDN}}$ goes low, the MAX1544 enters low-power shutdown mode. VROK is pulled low immediately, and the output voltage ramps down to 0V in LSB increments at 4 times the clock rate set by RTIME:

$$
t_{\text{SHDN}} \leq \frac{4}{t_{\text{SLEW}}} \left(\frac{V_{\text{DAC}}}{V_{\text{LSB}}} \right)
$$

where $f_{SLEW} = 500$ kHz \times 30kΩ/RTIME, VDAC is the DAC setting when the controller begins the shutdown sequence, and $V_{LSB} = 25$ mV is the DAC's smallest voltage increment. Slowly discharging the output capacitors by slewing the output over a long period of time (4/fSLEW) keeps the average negative inductor current low (damped response), thereby eliminating the negative output voltage excursion that occurs when the controller discharges the output quickly by permanently turning on the low-side MOSFET (underdamped response).

MAX1544 アヤクイメアマ

Table 3. Operating Mode Truth Table

This eliminates the need for the Schottky diode normally connected between the output and ground to clamp the negative output voltage excursion. When the DAC reaches the 0V setting, DL_ goes high, DH_ goes low, the reference turns off, and the supply current drops to about 1µA. When a fault condition—output undervoltage lockout, output overvoltage lockout ($OVP = V_{CC}$), or thermal shutdown—activates the shutdown sequence, the controller sets the fault latch to prevent the controller from restarting. To clear the fault latch and reactivate the controller, toggle SHDN or cycle V_{CC} power below 1V.

When $\overline{\text{SHDN}}$ goes high, the reference powers up. Once the reference voltage exceeds its UVLO threshold, the controller evaluates the DAC target and starts switching. The slew-rate controller ramps up from 0V in LSB increments to the currently selected output-voltage setting (see the Power-Up Sequence section). There is no traditional soft-start (variable current-limit) circuitry, so full output current is available immediately.

Internal Multiplexers

20 __

The MAX1544 has a unique internal DAC input multiplexer (muxes) that selects one of three different DAC code settings for different processor states (Figure 3). On startup, the MAX1544 selects the DAC code from the $D0-D4$ (SUS = GND) or S0-S1 (SUS = REF or high) input decoders.

DAC Inputs (D0–D4)

During normal forced-PWM operation (SUS = GND), the digital-to-analog converter (DAC) programs the output voltage using the D0–D4 inputs. Do not leave D0–D4 unconnected. D0–D4 can be changed while the MAX1544 is active, initiating a transition to a new output voltage level. Change D0–D4 together, avoiding greater than 1µs skew between bits. Otherwise, incorrect DAC readings can cause a partial transition to the wrong voltage level followed by the intended transition to the correct voltage level, lengthening the overall transition time. The available DAC codes and resulting output voltages are compatible with AMD Hammer voltage specifications (Table 4).

Four-Level Logic Inputs

TON and S0–S1 are four-level logic inputs. These inputs help expand the functionality of the controller without adding an excessive number of pins. The fourlevel inputs are intended to be static inputs. When left open, an internal resistive voltage-divider sets the input voltage to approximately 3.5V. Therefore, connect the four-level logic inputs directly to V_{CC}, REF, or GND when selecting one of the other logic levels. See the Electrical Characteristics for exact logic level voltages.

MAX1544

Figure 3. Internal Multiplexers Functional Diagram

Suspend Mode

When the processor enters low-power suspend mode, it sets the regulator to a lower output voltage to reduce power consumption. The MAX1544 includes independent suspend-mode output voltage codes set by the four-level S0–S1 inputs and the three-level SUS input. When the CPU suspends operation (SUS $=$ REF or high), the controller disables the offset amplifier and overrides the 5-bit VID DAC code set by either D0–D4 (normal operation). The master controller slews the output to the selected suspend-mode voltage. During the transition, the MAX1544 blanks VROK and the UVP fault protection until 24 RTIME clock cycles after the slew-rate controller reaches the suspend-mode voltage.

SUS is a three-level logic input: GND, REF, or high. This expands the functionality of the controller without adding an additional pin. This input is intended to be driven by a dedicated open-drain output with the pullup resistor connected either to REF (or a resistive divider from VCC) or to a logic-level bias supply (3.3V or greater). When pulled up to REF, the MAX1544 selects the upper suspend voltage range. When pulled high (2.7V or greater), the controller selects the lower suspend voltage range. See the Electrical Characteristics for exact logic level voltages.

Output Voltage Transition Timing

The MAX1544 is designed to perform mode transitions in a controlled manner, automatically minimizing input surge currents. This feature allows the circuit designer to achieve nearly ideal transitions, guaranteeing just-in-time arrival at the new output voltage level with the lowest possible peak currents for a given output capacitance.

At the beginning of an output voltage transition, the MAX1544 blanks the VROK output, preventing it from changing states. VROK remains blanked during the transition and is enabled 24 clock cycles after the slew-rate controller has set the final DAC code value. The slew-rate clock frequency (set by resistor RTIME) must be set fast enough to ensure that the transition is completed within the maximum allotted time.

The slew-rate controller transitions the output voltage in 25mV steps during soft-start, soft-shutdown, and suspend-mode transitions. The total time for a transition depends on RTIME, the voltage difference, and the accuracy of the MAX1544's slew-rate clock, and is not dependent on the total output capacitance. The greater the output capacitance, the higher the surge current required for the transition. The MAX1544 automatically controls the current to the minimum level required to complete the transition in the calculated time, as long

MAX1544 **MAX1544**

MAXM

Figure 4. Suspend Transition

as the surge current is less than the current limit set by ILIM. The transition time is given by:

$$
t_{SLEW} \approx \frac{1}{t_{SLEW}} \left(\frac{V_{OLD} - V_{NEW}}{V_{LSB}} \right) \text{ for } V_{OUT} \text{ rising}
$$

$$
t_{SLEW} \approx \frac{1}{t_{SLEW}} \left[\left(\frac{V_{OLD} - V_{NEW}}{V_{LSB}} \right) + 2 \right] \text{for } V_{OUT} \text{ falling}
$$

where f_{SLEW} = 500kHz \times 30k Ω / R_{TIME}, V_{OLD} is the original DAC setting, V_{NEW} is the new DAC setting, and VLSB = 25mV is the DAC's smallest voltage increment. The additional two clock cycles on the falling edge time are due to internal synchronization delays. See TIME Frequency Accuracy in the Electrical Characteristics for fSLEW limits.

The practical range of R_{TIME} is 15kΩ to 150kΩ, corresponding to 1.0 μ s to 10 μ s per 25mV step. Although the DAC takes discrete steps, the output filter makes the transitions relatively smooth. The average inductor current required to make an output voltage transition is:

$$
I_L \cong C_{OUT} \times V_{LSB} \times f_{SLEW}
$$

Fault Protection

Output Overvoltage Protection

The MAX1544 features selectable output OVP. Connect OVP to VCC to enable the output overvoltage-fault protection. The OVP circuit is designed to protect the CPU against a shorted high-side MOSFET by drawing high current and blowing the battery fuse. The MAX1544 continuously monitors the output for an overvoltage fault. During normal forced-PWM operation (SKIP = high), the controller detects an OVP fault if the output voltage exceeds the set DAC voltage by more than 13% (min). During pulse-skipping operation $(SKIP)$ = REF or GND), the controller detects an OVP fault if the output voltage exceeds the fixed 2.0V (typ) threshold. When the OVP circuit detects an overvoltage fault, it immediately sets the fault latch and activates the shutdown sequence.

This action discharges the output filter capacitor and forces the output to ground. If the condition that caused the overvoltage (such as a shorted high-side MOSFET) persists, the battery fuse blows. The controller remains shut down until the fault latch is cleared by toggling SHDN or cycling the V_{CC} power supply below 1V.

To disable the overvoltage protection, connect OVP to GND. The OVP is also disabled when the controller is in the no-fault test mode (see the No-Fault Test Mode section).

Table 4. Output Voltage VID DAC Codes (SUS = GND)

Output Undervoltage Shutdown

The output UVP function is similar to foldback current limiting, but employs a timer rather than a variable current limit. If the MAX1544 output voltage is under 70% of the nominal value, the controller activates the shutdown sequence and sets the fault latch.

Once the controller ramps down to the 0V DAC code setting, it forces the DL_ low-side gate driver high and pulls the DH_ high-side gate driver low. Toggle SHDN or cycle the V_{CC} power supply below 1V to clear the fault latch and reactivate the controller. UVP is ignored during output voltage transitions and remains blanked for an additional 24 clock cycles after the controller reaches the final DAC code value.

UVP can be disabled through the no-fault test mode (see the No-Fault Test Mode section).

Thermal-Fault Protection

The MAX1544 features a thermal-fault protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch and the softshutdown sequence. Once the controller ramps down to the 0V DAC code setting, it forces the DL_ low-side gate driver high, and pulls the DH_ high-side gate driver low. Toggle $\overline{\text{SHDN}}$ or cycle the V_{CC} power supply below 1V to clear the fault latch and reactivate the controller after the junction temperature cools by 15°C.

Thermal shutdown can be disabled through the no-fault test mode (see the No-Fault Test Mode section).

No-Fault Test Mode

The latched-fault protection features and overlap mode can complicate the process of debugging prototype breadboards since there are (at most) a few milliseconds in which to determine what went wrong. Therefore, a nofault test mode is provided to disable the fault protection (overvoltage protection, undervoltage protection, and thermal shutdown) and overlap mode. Additionally, the test mode clears the fault latch if it has been set. The nofault test mode is entered by forcing 12V to 15V on SHDN.

Multiphase Quick-PWM

5V Bias Supply (V_{CC} and V_{DD})

The Quick-PWM controller requires an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the 5V bias supply can be generated with an external linear regulator.

The 5V bias supply must provide V_{CC} (PWM controller) and V_{DD} (gate-drive power), so the maximum current drawn is:

$$
I_{\text{BIAS}} = I_{\text{CC}} + f_{\text{SW}}(Q_{\text{G(LOW)}} + Q_{\text{G(HIGH)}})
$$

Figure 5. Dual-Phase Quick-PWM Functional Diagram

MAX1544

Table 5. Suspend Mode DAC Codes

*Connect the three-level SUS input to a 2.7V or greater supply (3.3V or VCC) for an input logic level high.

where I_{CC} is provided in the Electrical Characteristics, f_{SW} is the switching frequency, and $Q_{G(LOW)}$ and QG(HIGH) are the MOSFET data sheet's total gate-charge specification limits at V_{GS} = 5V.

V⁺ and V_{DD} can be tied together if the input power source is a fixed 4.5V to 5.5V supply. If the 5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

Free-Running, Constant-On-Time PWM Controller with Input Feed Forward

The Quick-PWM control architecture is a pseudofixedfrequency, constant-on-time, current-mode regulator with input voltage feed forward (Figure 5). This architecture relies on the output filter capacitor's ESR to act as the current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose period is inversely proportional to input voltage, and directly proportional to output voltage or the difference between the main and secondary inductor currents (see the On-Time One-Shot (TON) section).

Another one-shot sets a minimum off-time. The on-time one-shot triggers when the error comparator goes low, the inductor current of the selected phase is below the valley current-limit threshold, and the minimum off-time one-shot times out. The controller maintains 180° out-ofphase operation by alternately triggering the main and secondary phases after the error comparator drops below the output voltage set point.

On-Time One-Shot (TON)

The core of each phase contains a fast, low-jitter, adjustable one-shot that sets the high-side MOSFETs on-time. The one-shot for the main phase varies the ontime in response to the input and feedback voltages. The main high-side switch on-time is inversely proportional to the input voltage as measured by the V+ input, and proportional to the feedback voltage (VFB):

$$
t_{ON(MAIN)} = \frac{K(V_{FB} + 0.075V)}{V_{IN}}
$$

where K is set by the TON pin-strap connection (Table 6) and 0.075V is an approximation to accommodate the expected drop across the low-side MOSFET switch.

