imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



19-2745; Rev 1; 9/03

EVALUATION KIT EVALUATION KIT AVAILABLE Dual-Phase, Quick-PWM Controller for AMD Hammer CPU Core Power Supplies

General Description

The MAX1544 is a dual-phase, Quick-PWM[™], stepdown controller for AMD Hammer[™] CPU core supplies. Dual-phase operation reduces input ripple current requirements and output voltage ripple while easing component selection and layout difficulties. The Quick-PWM control scheme provides instantaneous response to fast load-current steps. The MAX1544 includes active voltage positioning with adjustable gain and offset, reducing power dissipation and bulk output capacitance requirements.

The MAX1544 is intended for two different notebook CPU core applications: stepping down the battery directly or stepping down the 5V system supply to create the core voltage. The single-stage conversion method allows this device to directly step down high-voltage batteries for the highest possible efficiency. Alternatively, two-stage conversion (stepping down the 5V system supply instead of the battery) at a higher switching frequency provides the minimum possible physical size.

The MAX1544 complies with AMD's desktop and mobile CPU specifications. The switching regulator features soft-start and power-up sequencing, and soft-shutdown. The MAX1544 also features independent four-level logic inputs for setting the suspend voltage (S0–S1).

The MAX1544 includes output undervoltage protection, thermal protection, and voltage regulator power-OK (VROK) output. When any of these protection features detect a fault, the controller shuts down. Additionally, the MAX1544 includes selectable overvoltage protection.

The MAX1544 is available in a low-profile, 40-pin 6mm x 6mm thin QFN package. For other CPU platforms, refer to the pin-to-pin compatible MAX1519/MAX1545 and MAX1532/MAX1546/MAX1547 data sheets.

Applications

AMD Hammer Desktop or Notebook PCs Multiphase CPU Core Supply Voltage-Positioned Step-Down Converters

Servers/Desktop Computers

Quick-PWM is a trademark of Maxim Integrated Products, Inc. Hammer is a trademark of AMD.

Features

- Dual-Phase, Quick-PWM Controller
- ♦ ±0.75% V_{OUT} Accuracy Over Line, Load, and Temperature (1.3V)
- Active Voltage Positioning with Adjustable Gain and Offset
- 5-Bit On-Board DAC: 0.675V to 1.55V Output Adjust Range
- Selectable 100kHz/200kHz/300kHz/550kHz Switching Frequency
- ♦ 4V to 28V Battery Input Voltage Range
- ♦ Adjustable Slew-Rate Control
- Drives Large Synchronous Rectifier MOSFETs
- Selectable Output Overvoltage Protection
- Undervoltage and Thermal-Fault Protection
- Power Sequencing and Timing
- Selectable Suspend Voltage
- Soft-Shutdown
- Selectable Single- or Dual-Phase Pulse Skipping

_Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
|------------|-----------------|-----------------------|
| MAX1544ETL | -40°C to +100°C | 40 Thin QFN 6mm × 6mm |

_Pin Configuration



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

| V+ to GND0.3V to +30V V _{CC} to GND0.3V to +6V V _{DD} to PGND0.3V to +6V SKIP, SUS, D0-D4 to GND0.3V to +6V | LXM to BSTM6V to +0.3V DHS to LXS0.3V to (V _{BSTS} + 0.3V) LXS to BSTS6V to +0.3V GND to PGND0.3V to +0.3V BEE Short-Circuit Duration |
|---|--|
| CMP, CSP, CMN, CSN, GNDS to GND0.3V to $(V_{CC} + 0.3V)$ CMP, CSP, CMN, CSN, GNDS to GND0.3V to $(V_{CC} + 0.3V)$ TON, TIME, VROK, S0–S1, OVP to GND0.3V to $(V_{CC} + 0.3V)$ | Continuous Power Dissipation ($T_A = +70^{\circ}$ C) 40-Pin 6mm × 6mm Thin QFN (derate 23.2mW/°C above +70°C) |
| DLM, DLS to PGND -0.3V to (V _{DD} + 0.3V) BSTM, BSTS to GND -0.3V to +36V DHM to LXM -0.3V to (V _{BSTM} + 0.3V) | Junction Temperature Range |

Note 1: SHDN may be forced to 12V for the purpose of debugging prototype boards using the no-fault test mode, which disables fault protection and overlapping operation.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SKIP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; $T_A = 0^{\circ}C$ to +85°C, unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.)

| PARAMETER | SYMBOL | CONDITIONS | | | ТҮР | MAX | UNITS |
|---|--|---|-------------------------------|--------|--------|--------|-------|
| PWM CONTROLLER | | | | | | | |
| | | Battery voltage, V+ | | 4 | | 28 | V |
| Input voltage Range | | V _{CC} , V _{DD} | | 4.5 | | 5.5 | V |
| | | $V_{+} = 4.5V$ to 28V, | DAC codes ≥ 1V | -10 | | +10 | |
| (Note 2) | | includes load regulation error | DAC codes from 0.60V to 1V | -15 | | +15 | mV |
| Line Regulation Error | | $V_{CC} = 4.5V$ to 5.5V, | V+ = 4.5V to 28V | | 5 | | mV |
| Input Rice Current | I _{FB} , I _{GNDS} FB, GNDS | | | -2 | | +2 | |
| Input Blas Current I _{OFS} OFS | | OFS | | -0.1 | | +0.1 | μΑ |
| OFS Input Range | | | | 0 | | 2 | V |
| | A | $\Delta V_{OUT}/\Delta V_{OFS};$ $\Delta V_{OFS} = V_{OFS}, V_{OFS} = 0 \text{ to } 1V$ | | -0.129 | -0.125 | -0.117 | |
| OFS Gam | AOFS | $\Delta V_{OUT}/\Delta V_{OFS}$; $\Delta V_{OFS} = V_{OFS}$ -V _{REF} , V _{OFS} = 1V to 2V | | -0.129 | -0.125 | -0.117 | V/V |
| GNDS Input Range | | | | -20 | | +200 | mV |
| GNDS Gain | Agnds | $\Delta V_{OUT} / \Delta V_{GNDS}$ | | 0.97 | 0.99 | 1.01 | V/V |
| | | 1000kHz nominal, $R_{TIME} = 15k\Omega$ | | 900 | 1000 | 1100 | |
| | f | 500kHz nominal, $R_{TIME} = 30k\Omega$ | | 460 | 500 | 540 | kHz |
| | [†] TIME | 250kHz nominal, $R_{TIME} = 60k\Omega$ | | 225 | 250 | 275 | |
| | | Shutdown, RTIME = 3 | 30kΩ | | 125 | | |

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SKIP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; $T_A = 0^{\circ}C$ to +85°C, unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.)

| PARAMETER | SYMBOL | CONE | DITIONS | MIN | TYP | МАХ | UNITS |
|---|------------------|---|--|-------|-------|-------|-------|
| | | | TON = GND (550kHz) | 155 | 180 | 205 | |
| | | V+ = 12V. | TON = REF (300kHz) | 320 | 355 | 390 | |
| On-Time (Note 3) | ton | $V_{FB} = V_{CCI} = 1.2V$ | TON = open (200kHz) | 475 | 525 | 575 | ns |
| | | | $TON = V_{CC}$ (100kHz) | 920 | 1000 | 1140 | |
| Minimum Off Time (Note 2) | torran | TON = GND | | | 300 | 375 | 50 |
| Minimum On-Time (Note 3) | LOFF(MIN) | TON = V _{CC} , open, or | REF | | 400 | 480 | ns |
| BIAS AND REFERENCE | | | | | | | |
| Quiescent Supply Current (V _{CC}) | Icc | Measured at V _{CC} , FE regulation point, OAI | 3 forced above the N- = FB, V _{OAIN+} = 1.3V | | 1.70 | 3.20 | mA |
| Quiescent Supply Current (VDD) | IDD | Measured at V _{DD} , FE regulation point | 3 forced above the | | <1 | 5 | μA |
| Quiescent Battery Supply Current (V+) | IV+ | Measured at V+ | | 25 | 40 | μA | |
| Shutdown Supply Current (V _{CC}) | | Measured at V _{CC} , SF | | 4 | 10 | μA | |
| Shutdown Supply Current (V _{DD}) | | Measured at V_{DD} , $\overline{SHDN} = GND$ | | | <1 | 5 | μA |
| Shutdown Battery Supply Current (V+) | | Measured at V+, $\overline{SHDN} = GND$, V _{CC} = V _{DD} = 0 or 5V | | | <1 | 5 | μA |
| Reference Voltage | V _{REF} | V _{CC} = 4.5V to 5.5V, I | REF = 0 | 1.990 | 2.000 | 2.010 | V |
| Reference Load Regulation | ΔV_{REF} | I _{REF} = -10µA to 100µ | IA | -10 | | +10 | mV |
| FAULT PROTECTION | | | | | | | |
| Output Overvoltage Protection | Vovp | $\overline{\text{SKIP}}$ = V _{CC} , measured at FB with respect to unloaded output voltage | | 13 | 16 | 19 | % |
| Threshold | | $\overline{\text{SKIP}}$ = REF or GND | | 2.00 | | V | |
| Output Overvoltage Propagation Delay | tovp | FB forced 2% above | trip threshold | | 10 | | μs |
| Output Undervoltage Protection Threshold | VUVP | Measured at FB with respect to unloaded output voltage | | 67 | 70 | 73 | % |
| Output Undervoltage Propagation Delay | tuvp | FB forced 2% below trip threshold | | | 10 | | μs |
| | | Measured at FB (I | Lower threshold (undervoltage) | -12 | -10 | -8 | |
| VROK Threshold | | with respect to unloaded output voltage | Upper threshold (overvoltage) SKIP = V _{CC} | +8 | +10 | +12 | % |

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SKIP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; $T_A = 0^{\circ}C$ to +85°C, unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|--|--------------------|--|---------|---------------------|--------------------------|-------|
| Output Undervoltage Fault and VROK Transition Blanking Time (Note 4) | ^t BLANK | Measured from the time when FB reaches the voltage set by the DAC code; clock speed set by RTIME | | 24 | | Clks |
| VROK Startup Delay | | Measured from the time when FB first reaches the voltage set by the DAC code after startup | | 5 | 7 | ms |
| VROK Delay | t _{VROK} | FB forced 2% outside the VROK trip threshold | | 10 | | μs |
| VROK Output Low Voltage | | I _{SINK} = 3mA | | | 0.4 | V |
| VROK Leakage Current | | High state, VROK forced to 5.5V | | | 1 | μA |
| V _{CC} Undervoltage Lockout Threshold | VUVLO(VCC) | Rising edge, hysteresis = 90mV, PWM disabled below this level | 4.0 | 4.25 | 4.4 | V |
| Thermal-Shutdown Threshold | T _{SHDN} | Hysteresis = 10°C | | 160 | | °C |
| CURRENT LIMIT AND BALANCE | | | | | | |
| Current-Limit Threshold Voltage (Positive, Default) | VLIMIT | CMP - CMN, CSP - CSN; ILIM = V_{CC} | 28 | 30 | 32 | mV |
| Current-Limit Threshold Voltage (Positive, Adjustable) | VLIMIT | $CMP - CMN, CSP - CSN = \frac{V_{ILIM} = 0.2V}{V_{ILIM} = 1.5V}$ | 8 73 | 10 75 | 12 77 | mV |
| Current-Limit Threshold Voltage (Negative) | VLIMIT(NEG) | $\frac{\text{CMP} - \text{CMN}, \text{CSP} - \text{CSN}; \text{ ILIM} = \text{V}_{\text{CC}},}{\overline{\text{SKIP}} = \text{V}_{\text{CC}}}$ | -41 | -36 | -31 | mV |
| Current-Limit Threshold Voltage (Zero Crossing) | VZERO | CMP - CMN, CSP - CSN; SKIP = GND | | 1.5 | | mV |
| CMP, CMN, CSP, CSN Input Ranges | | | 0 | | 2 | V |
| CMP, CMN, CSP, CSN Input Current | | $V_{CSP} = V_{CSN} = 0$ to 5V | -2 | | +2 | μA |
| Secondary Driver-Disable Threshold | VCSP | | 3 | V _{CC} - 1 | V _{CC} - 0.4 | V |
| ILIM Input Current | IILIM | $V_{ILIM} = 0$ to 5V | | 0.1 | 200 | nA |
| Current-Limit Default Switchover Threshold | VILIM | | 3 | V _{CC} - 1 | V _{CC} - 0.4 | V |
| Current-Balance Offset | Vos(ibal) | (V _{CMP} - V _{CMN}) - (V _{CSP} - V _{CSN}); I _{CCI} = 0, -20mV < (V _{CMP} - V _{CMN}) < 20mV, 1.0V < V _{CCI} < 2.0V | -2 | | +2 | mV |

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SKIP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; **T_A = 0°C to +85°C**, unless otherwise specified. Typical values are at T_A = +25°C.)

| PARAMETER | SYMBOL | CONDITI | ONS | ; | MIN | ТҮР | MAX | UNITS |
|--|----------------------|---|------|------------------------------------|-----|---------------------|--------------------------|-------|
| Current-Balance Transconductance | G _{m(IBAL)} | | | | | 400 | | μS |
| GATE DRIVERS | | | | | | | | |
| DH_ Gate-Driver On-Resistance | Ron(dh) | BST LX_ forced to 5V | | | | 1.0 | 4.5 | Ω |
| DL Cata Driver On Registeres | Deven | High state (pullup) | | | | 1.0 | 4.5 | 0 |
| DL_Gate-Driver On-Resistance | RON(DL) | Low start (pulldown) | | | | 0.4 | 2 | 52 |
| DH_ Gate-Driver Source/Sink Current | IDH | DH_ forced to 2.5V, BST LX_ forced to 5V | | | | 1.6 | | А |
| DL_ Gate-Driver Sink Current | IDL(SINK) | DL_ forced to 5V | | | | 4 | | А |
| DL_ Gate-Driver Source Current | IDL(SOURCE) | DL_ forced to 2.5V | | | | 1.6 | | А |
| | | DL_ rising | | | | 35 | | |
| Dead Time | ^t DEAD | DH_ rising | | | | 26 | | ns |
| VOLTAGE-POSITIONING AMPLI | FIER | | | | | | | |
| Input Offset Voltage | Vos | | | | -1 | | +1 | mV |
| Input Bias Current | IBIAS | OAIN+, OAIN- | | | | 0.1 | 200 | nA |
| Op Amp Disable Threshold | Voain- | | | | 3 | V _{CC} - 1 | V _{CC} - 0.4 | V |
| Common-Mode Input Voltage Range | V _{CM} | Guaranteed by CMRR te | est | | 0 | | 2.5 | V |
| Common-Mode Rejection Ratio | CMRR | $V_{OAIN+} = V_{OAIN-} = 0$ to | 2.5V | | 70 | 115 | | dB |
| Power-Supply Rejection Ratio | PSRR | $V_{CC} = 4.5 V$ to 5.5 V | | | 75 | 100 | | dB |
| Large-Signal Voltage Gain | AOA | $R_L = 1k\Omega$ to $V_{CC}/2$ | | | 80 | 112 | | dB |
| Output Voltage Swing | | IV _{OAIN+} - V _{OAIN-} I ≥ 10m' | V, | V _{CC} - V _{FBH} | | 77 | 300 | m\/ |
| Output Voltage Swing | | $R_L = 1k\Omega$ to $V_{CC}/2$ | | V _{FBL} | | 47 | 200 | IIIV |
| Input Capacitance | | | | | | 11 | | рF |
| Gain-Bandwidth Product | | | | | | 3 | | MHz |
| Slew Rate | | | | | | 0.3 | | V/µs |
| Capacitive-Load Stability | | No sustained oscillations | S | | | 400 | | рF |
| LOGIC AND I/O | | | | | | | | |
| SHDN Input High Voltage | VIH | | | | 0.8 | | | V |
| SHDN Input Low Voltage | VIL | | | | | | 0.4 | V |
| SHDN No-Fault Threshold | VSHDN | To enable no-fault mode |) | | 12 | | 15 | V |
| OVP Input High Voltage | | | | | 2.4 | | | V |
| OVP Input Low Voltage | | | | | | | 0.8 | V |
| | | | Hig | Jh | 2.7 | | | |
| Three-Level Input Logic Levels | | SUS, SKIP | RE | F | 1.2 | | 2.3 | V |
| | | | Lov | N | | | 0.8 | |
| Logic Input Current | | SHDN, SKIP, SUS, OVP | | | -1 | | +1 | μA |
| D0–D4 Logic Input High Voltage | | | | | 1.6 | | | V |



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SKIP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; $T_A = 0^{\circ}C$ to +85°C, unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|-------------------------------|--------|--------------------------------------|------|-----------------------|-----|------|-------|
| D0–D4 Logic Input Low Voltage | | | | | | 0.8 | V |
| D0–D4 Input Current | | D0-D4 | | -2 | | +2 | μA |
| | | | High | V _{CC} - 0.4 | | | |
| Four-Level Input Logic Levels | | TON, S0-S1 | Open | 3.15 | | 3.85 | V |
| | | | REF | 1.65 | | 2.35 | |
| | | | Low | | | 0.4 | |
| Four-Level Input Current | | TON, S0–S1 forced to GND or V_{CC} | | -3 | | +3 | μA |

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = $V_{\overline{SHDN}}$ = V_{TON} = $V_{\overline{SKIP}}$ = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; **T_A** = -40°C to +100°C, unless otherwise specified.) (Note 5)

| PARAMETER | SYMBOL | CON | MIN | MAX | UNITS | |
|---------------------------|------------|--|-------------------------------|--------|--------|-----|
| PWM CONTROLLER | | · | | | | |
| | | Battery voltage, V+ | Battery voltage, V+ | | 28 | N/ |
| input voltage Range | | V _{CC} , V _{DD} | | 4.5 | 5.5 | V |
| | | V+ = 4.5V to 28V, | DAC codes ≥ 1V | -13 | +13 | |
| (Note 2) | | includes load regulation error | DAC codes from 0.60V to 1V | -20 | +20 | mV |
| OFS Input Range | | | | 0 | 2 | V |
| | A | $\Delta V_{OUT}/\Delta V_{OFS};$ $\Delta V_{OFS} = V_{OFS}, V_{OFS}$ | = 0 to 1V | -0.131 | -0.115 | |
| OF5 GAIN | AOFS | $\Delta V_{OUT}/\Delta V_{OFS};$ $\Delta V_{OFS} = V_{OFS}-V_{REF}, V_{OFS} = 1V to 2V$ | | -0.131 | -0.115 | v/v |
| GNDS Gain | AGNDS | $\Delta V_{OUT} / \Delta V_{GNDS}$ | | 0.94 | 1.01 | V/V |
| | ftime | 1000kHz nominal, $R_{TIME} = 15k\Omega$ | | 880 | 1120 | |
| TIME Frequency Accuracy | | 500kHz nominal, $R_{TIME} = 30k\Omega$ | | 450 | 550 | kHz |
| | | 250kHz nominal, $R_{TIME} = 60k\Omega$ | | 220 | 280 | |
| | | | TON = GND (550kHz) | 150 | 210 | |
| On Time (Note 2) | t = | V+ = 12V, | TON = REF (300kHz) | 315 | 395 | 20 |
| | LON | $V_{FB} = V_{CCI} = 1.2V$ | TON = open (200kHz) | 470 | 580 | ns |
| | | | $TON = V_{CC}$ (100kHz) | 910 | 1150 | |
| Minimum Off Time (Note 2) | torrains | TON = GND | | | 380 | 20 |
| | UFF(MIN) | $TON = V_{CC}$, open, or | | 490 | 115 | |

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = V_{SHDN} = V_{TON} = V_{SKIP} = V_{S0} = V_{S1} = V_{OVP} = 5V, V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V, OFS = SUS = GNDS = D0–D4 = GND; T_A = -40°C to +100°C, unless otherwise specified.) (Note 5)

| PARAMETER | SYMBOL | CON | MIN | МАХ | UNITS | |
|---|------------------|---|--|-------|-------|----|
| BIAS AND REFERENCE | | | | | | |
| Quiescent Supply Current (V _{CC}) | ICC | Measured at V _{CC} , F regulation point, OA | B forced above the IN- = FB, V _{OAIN+} = 1.3V | | 3.2 | mA |
| Quiescent Supply Current (V _{DD}) | IDD | Measured at V _{DD} , F regulation point | B forced above the | | 20 | μA |
| Quiescent Battery Supply Current (V+) | I _{V+} | Measured at V+ | | | 50 | μA |
| Shutdown Supply Current (V _{CC}) | | Measured at V _{CC} , \overline{S} | HDN = GND | | 20 | μA |
| Shutdown Supply Current (V _{DD}) | | Measured at V_{DD} , \overline{S} | HDN = GND | | 20 | μA |
| Shutdown Battery Supply Current (V+) | | Measured at V+, \overline{SH} V _{CC} = V _{DD} = 0 or 5V | ĪDN = GND, / | | 20 | μA |
| Reference Voltage | V _{REF} | $V_{CC} = 4.5V$ to 5.5V, | $I_{\text{REF}} = 0$ | 1.985 | 2.015 | V |
| FAULT PROTECTION | | | | | | |
| Output Overvoltage Protection Threshold | VOVP | $\overline{\text{SKIP}}$ = V _{CC} , measure to unloaded output v | $\overline{\text{SKIP}} = V_{CC}$, measured at FB with respect to unloaded output voltage | | 19 | % |
| Output Undervoltage Protection Threshold | VUVP | Measured at FB with output voltage | respect to unloaded | 67 | 73 | % |
| | | Measured at FB | Lower threshold (undervoltage) | -13 | -7 | |
| VROK Threshold | | unloaded output voltage | Upper threshold (overvoltage) SKIP = V _{CC} | +7 | +13 | % |
| VROK Startup Delay | | Measured from the t reaches the voltage after startup | ime when FB first set by the DAC code | 3 | | ms |
| V _{CC} Undervoltage Lockout Threshold | VUVLO(VCC) | Rising edge, hystere disabled below this | esis = 90mV, PWM level | 3.90 | 4.45 | V |
| CURRENT LIMIT AND BALANCE | | | | | | |
| Current-Limit Threshold Voltage (Positive, Default) | VLIMIT | CMP - CMN, CSP - (| CSN; ILIM = V_{CC} | 27 | 33 | mV |
| Current-Limit Threshold Voltage | | CMP - CMN, | $V_{ILIM} = 0.2V$ | 7 | 13 | |
| (Positive, Adjustable) | VLIMIT | CSP - CSN | $V_{ILIM} = 1.5V$ | 72 | 78 | mv |
| Current-Limit Threshold Voltage (Negative) | VLIMIT(NEG) | $\frac{\text{CMP} - \text{CMN}, \text{CSP} - \text{CSN}; \text{ ILIM} = \text{V}_{\text{CC}},}{\text{SKIP} = \text{V}_{\text{CC}}}$ | | -30 | -42 | mV |
| Current-Balance Offset | Vos(IBAL) | $(V_{CMP} - V_{CMN}) - (V_{CSP} - V_{CSN}); I_{CCI} = 0,$ -20mV < $(V_{CMP} - V_{CMN}) < 20mV,$ $1.0V < V_{CCI} < 2.0V$ | | -3 | +3 | mV |
| GATE DRIVERS | | | | | | |
| DH_ Gate-Driver On-Resistance | RON(DH) | BST LX_ forced to | 5V | | 4.5 | Ω |

MAX1544

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{S0} = V_{S1} = V_{OVP} = 5V$, $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$, OFS = SUS = GNDS = D0–D4 = GND; $T_A = -40^{\circ}C$ to $+100^{\circ}C$, unless otherwise specified.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS | | | MIN | МАХ | UNITS |
|------------------------------------|-----------------|---|------|------------|--------------------------|------|-------|
| DL. Cata Driver On Desistance | Davia | High state (pullup) | | | | 4.5 | 0 |
| DL_ Gale-Driver On-Resistance | RON(DL) | Low start (pulldown) | | | | 2 | 52 |
| VOLTAGE-POSITIONING AMPLI | FIER | | | | | | |
| Input Offset Voltage | VOS | | | | -2.0 | +2.0 | mV |
| Common-Mode Input Voltage Range | V _{CM} | Guaranteed by CMRR te | st | | 0 | 2.5 | V |
| Output Voltage Swing | | IV _{OAIN+} - V _{OAIN-} I ≥ 10m\ | V, V | VCC - VFBH | | 300 | m\/ |
| Output voltage Swing | | $R_L = 1k\Omega$ to $V_{CC}/2$ | V | √FBL | | 200 | IIIV |
| LOGIC AND I/O | | | | | | | |
| SHDN Input High Voltage | VIH | | | | 0.8 | | V |
| SHDN Input Low Voltage | VIL | | | | | 0.4 | V |
| | | | High | ۱ | 2.7 | | |
| Three-Level Input Logic Levels | | SUS, SKIP | REF | | 1.2 | 2.3 | V |
| | | | Low | | | 0.8 | |
| D0–D4 Logic Input High Voltage | | | | | 1.6 | | V |
| D0–D4 Logic Input Low Voltage | | | | | | 0.8 | V |
| OVP Input High Voltage | | | | | 2.4 | | V |
| OVP Input Low Voltage | | | | | | 0.8 | V |
| | | | High | 1 | V _{CC} - 0.4 | | |
| Four-Level Input Logic Levels | | TON, S0-S1 | Oper | n | 3.15 | 3.85 | V |
| | | | REF | | 1.65 | 2.35 | |
| | | | Low | | | 0.4 | |

Note 2: DC output accuracy specifications refer to the trip level of the error amplifier. When pulse skipping, the output slightly rises (<0.5%) when transitioning from continuous conduction to no load.

Note 3: On-time and minimum off-time specifications are measured from 50% to 50% at the DHM and DHS pins, with LX_ forced to GND, BST_ forced to 5V, and a 500pF capacitor from DH_ to LX_ to simulate external MOSFET gate capacitance. Actual incircuit times may be different due to MOSFET switching speeds.

Note 4: The output fault-blanking time is measured from the time when FB reaches the regulation voltage set by the DAC code. During normal operation (SUS = GND), the regulation voltage is set by the VID DAC inputs (D0–D4). During suspend mode (SUS = REF or high), the regulation voltage is set by the suspend DAC inputs (S0–S1).

Note 5: Specifications to $T_A = -40^{\circ}C$ and $+100^{\circ}C$ are guaranteed by design and are not production tested.

Typical Operating Characteristics

(Circuit of Figure 1, VIN = 12V, VCC = VDD = 5V, SHDN = SKIP = VCC, D0-D4 set for 1.5V (SUS = GND), S0-S1 set for 1V (SUS = V_{CC}), OFS = GND, $T_A = +25^{\circ}C$, unless otherwise specified.)



MAX1544



Typical Operating Characteristics (continued)

(Circuit of Figure 1, VIN = 12V, VCC = VDD = 5V, SHDN = SKIP = VCC, D0-D4 set for 1.5V (SUS = GND), S0-S1 set for 1V

/N/IXI/N

MAX1544

Typical Operating Characteristics (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD} = 5V, \overline{SHDN} = \overline{SKIP} = V_{CC} , D0–D4 set for 1.5V (SUS = GND), S0–S1 set for 1V (SUS = V_{CC}), OFS = GND, T_A = +25°C, unless otherwise specified.)

Typical Operating Characteristics (continued)

(Circuit of Figure 1, $V_{IN} = 12V$, $V_{CC} = V_{DD} = 5V$, $\overline{SHDN} = \overline{SKIP} = V_{CC}$, D0–D4 set for 1.5V (SUS = GND), S0–S1 set for 1V (SUS = V_{CC}), OFS = GND, T_A = +25°C, unless otherwise specified.)

A. LOAD CURRENT, (I_{LOAD} = 10A TO 30A), 25A/div B. OUTPUT VOLTAGE (1.00V NO LOAD), 50mV/div C. I_{L1}, 10A/div D. I_{L2}, 10A/div

SUSPEND TRANSITION (SINGLE-PHASE SKIP OPERATION) MAX1544 Inces

3.3V

Α

Typical Operating Characteristics (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD} = 5V, \overline{SHDN} = \overline{SKIP} = V_{CC} , D0–D4 set for 1.5V (SUS = GND), S0–S1 set for 1V (SUS = V_{CC}), OFS = GND, T_A = +25°C, unless otherwise specified.)

ининининин в ИНИНИНИНИН с ИНИНИНИНИН D

MAX1544

Pin Description

| PIN | NAME | FUNCTION |
|------|-----------------|--|
| 1 | TIME | Slew-Rate Adjustment Pin. Connect a resistor from TIME to GND to set the internal slew-rate clock. A 150k Ω to 15k Ω resistor sets the clock from 100kHz to 1MHz, f _{SLEW} = 500kHz × 30k Ω /R _{TIME} . |
| 2 | TON | On-Time Selection Control Input. This four-level input sets the K-factor value used to determine the DH_ on-time (see the <i>On-Time One-Shot</i> (T_{ON}) section): GND = 550kHz, REF = 300kHz, OPEN = 200kHz, V _{CC} = 100kHz |
| 3 | SUS | Suspend Input. SUS is a three-level logic input. When the controller detects on-transition on SUS, the controller slews the output voltage to the new voltage level determined by SUS, SO–S1, and D0–D4. The controller blanks VROK during the transition and another 24 R_{TIME} clock cycles after the new DAC code is reached. Connect SUS as follows to select which multiplexer sets the nominal output voltage: 3.3V or V _{CC} (high) = Suspend mode; S0–S1 low-range suspend code (Table 5) REF = Suspend mode; S0–S1 high-range suspend code (Table 5) GND = Normal operation; D0–D4 VID DAC code (Table 4) |
| 4, 5 | S0, S1 | Suspend-Mode Voltage Select Inputs. S0–S1 are four-level digital inputs that select the suspend mode VID code (Table 5) for the suspend mode multiplexer inputs. If SUS is high, the suspend mode VID code is delivered to the DAC (see the <i>Internal Multiplexers</i> section), overriding any other voltage setting (Figure 3). |
| 6 | SHDN | Shutdown Control Input. This input cannot withstand the battery voltage. Connect to V _{CC} for normal operation. Connect to ground to put the IC into its 1 μ A (typ) shutdown state. During the transition from normal operation to shutdown, the output voltage ramps down at 4 times the output-voltage slew rate programmed by the TIME pin. In shutdown mode, DLM and DLS are forced to V _{DD} to clamp the output to ground. Forcing SHDN to 12V ~ 15V disables both overvoltage protection and undervoltage protection circuits, disables overlap operation, and clears the fault latch. Do not connect SHDN to >15V. |
| 7 | OFS | Voltage-Divider Input for Offset Control. For $0 < V_{OFS} < 0.8V$, 0.125 times the voltage at OFS is subtracted from the output. For $1.2V < V_{OFS} < 2V$, 0.125 times the difference between REF and OFS is added to the output. Voltages in the range of $0.8V < V_{OFS} < 1.2V$ are undefined. The controller disables the offset amplifier during suspend mode (SUS = REF or high). |
| 8 | REF | 2V Reference Output. Bypass to GND with 0.22µF or greater ceramic capacitor. The reference can source 100µA for external loads. Loading REF degrades output voltage accuracy according to the REF load regulation error. |
| 9 | ILIM | Current-Limit Adjustment. The current-limit threshold defaults to 30mV if ILIM is tied to V_{CC} . In adjustable mode, the current-limit threshold voltage is precisely 1/20 the voltage seen at ILIM over a 0.2V to 1.5V range. The logic threshold for switchover to the 30mV default value is approximately V_{CC} - 1V. |
| 10 | V _{CC} | Analog Supply Voltage Input for PWM Core. Connect V _{CC} to the system supply voltage (4.5V to 5.5V) with a series 10 Ω resistor. Bypass to GND with a 1µF or greater ceramic capacitor, as close to the IC as possible. |
| 11 | GND | Analog Ground. Connect the MAX1544's exposed pad to analog ground. |
| 12 | CCV | Voltage Integrator Capacitor Connection. Connect a 47pF to 1000pF (47pF typ) capacitor from CCV to analog ground (GND) to set the integration time constant. |
| 13 | GNDS | Ground Remote-Sense Input. Connect GNDS directly to the CPU ground-sense pin. GNDS internally connects to an amplifier that adjusts the output voltage, compensating for voltage drops from the regulator ground to the load ground. |

///XI/W

Pin Description (continued)

| PIN | NAME | FUNCTION |
|-------|-----------------|---|
| 14 | CCI | Current Balance Compensation. Connect a 470pF capacitor between CCI and FB. See the <i>Current Balance Compensation</i> section. |
| 15 | FB | Feedback Input. FB is internally connected to both the feedback input and the output of the voltage- positioning op amp. See the <i>Setting Voltage Positioning</i> section to set the voltage-positioning gain. |
| 16 | OAIN- | Op Amp Inverting Input and Op Amp Disable Input. When using the internal op amp for additional voltage-positioning gain, connect to the negative terminal of current-sense resistor through a resistor as described in the <i>Setting Voltage Positioning</i> section. Connect OAIN- to V_{CC} to disable the op amp. The logic threshold to disable the op amp is approximately V_{CC} - 1V. |
| 17 | OAIN+ | Op Amp Noninverting Input. When using the internal op amp for additional voltage-positioning gain, connect to the positive terminal of current-sense resistor through a resistor as described in the <i>Setting Voltage Positioning</i> section. |
| 18 | SKIP | Pulse-Skipping Select Input. When pulse skipping, the controller blanks the VROK upper threshold: 3.3V or V _{CC} (high) = Dual-phase forced-PWM operation REF = Dual-phase pulse-skipping operation GND = Single-phase pulse-skipping operation |
| 19 | OVP | Overvoltage Protection Enable Input. Connect OVP to V _{CC} to enable the output overvoltage fault protection. Connect OVP to GND to disable the output overvoltage fault protection. During normal forced-PWM operation (\overline{SKIP} = high), the controller detects an OVP fault if the output voltage exceeds the set DAC voltage by more than 13% (min). During pulse-skipping operation (\overline{SKIP} = REF or GND), the controller detects an OVP fault if the output voltage exceeds the fixed 2V (typ) threshold. If an overvoltage fault protection, section. |
| 20–24 | D4-D0 | Low-Voltage VID DAC Code Inputs. The D0–D4 inputs do not have internal pullups. These 1.0V logic inputs are designed to interface directly with the CPU. In normal mode (Table 4, SUS = GND), the output voltage is set by the VID code indicated by the logic-level voltages on D0-D4. In suspend mode (Table 5, SUS = REF or high), the decoded state of the four-level S0–S1 inputs sets the output voltage. |
| 25 | VROK | Open-Drain Power-Good Output. After output voltage transitions, except during power-up and power- down, if OUT is in regulation then VROK is high impedance. The controller blanks VROK whenever the slew rate control is active (output voltage transitions). VROK is forced low in shutdown. A pullup resistor on VROK causes additional finite shutdown current. During power-up, VROK includes a 3ms (min) delay after the output reaches the regulation voltage. |
| 26 | BSTM | Main Boost Flying Capacitor Connection. An optional resistor in series with BSTM allows the DHM pullup current to be adjusted. |
| 27 | LXM | Main Inductor Connection. LXM is the internal lower supply rail for the DHM high-side gate driver. |
| 28 | DHM | Main High-Side Gate-Driver Output. Swings LXM to BSTM. |
| 29 | DLM | Main Low-Side Gate-Driver Output. DLM swings from PGND to V _{DD} . DLM is forced high after the MAX1544 powers down. |
| 30 | V _{DD} | Supply Voltage Input for the DLM and DLS Gate Drivers. Connect to the system supply voltage (4.5V to 5.5V). Bypass V_{DD} to PGND with a 2.2µF or greater ceramic capacitor as close to the IC as possible. |
| 31 | PGND | Power Ground. Ground connection for low-side gate drivers DLM and DLS. |

Pin Description (continued)

| PIN | NAME | FUNCTION | |
|-----|------|--|--|
| 32 | DLS | Secondary Low-Side Gate-Driver Output. DLS swings from PGND to VDD. DLS is forced high after the MAX1544 powers down. | |
| 33 | DHS | Secondary High-Side Gate-Driver Output. Swings LXS to BSTS. | |
| 34 | LXS | Secondary Inductor Connection. LXS is the internal lower supply rail for the DHS high-side gate driver. | |
| 35 | BSTS | Secondary Boost Flying Capacitor Connection. An optional resistor in series with BSTS allows the DHS pullup current to be adjusted. | |
| 36 | V+ | Battery Voltage-Sense Connection. Used only for PWM one-shot timing. DH_ on-time is inverse proportional to input voltage over a range of 4V to 28V. | |
| 37 | CMP | Main Inductor Positive Current-Sense Input | |
| 38 | CMN | Main Inductor Negative Current-Sense Input | |
| 39 | CSN | Secondary Inductor Positive Current-Sense Input | |
| 40 | CSP | Secondary Inductor Negative Current-Sense Input | |

_Detailed Description

Dual 180° Out-of-Phase Operation

The two phases in the MAX1544 operate 180° out-ofphase (SKIP = REF or high) to minimize input and output filtering requirements, reduce electromagnetic interference (EMI), and improve efficiency. This effectively lowers component count—reducing cost, board space, and component power requirements—making the MAX1544 ideal for high-power, cost-sensitive applications.

Typically, switching regulators provide transfer power using only one phase instead of dividing the power among several phases. In these applications, the input capacitors must support high-instantaneous current requirements. The high-RMS ripple current can lower efficiency due to I²R power loss associated with the input capacitor's effective series resistance (ESR). Therefore, the system typically requires several low-ESR input capacitors in parallel to minimize input voltage ripple, to reduce ESR-related power losses, and to meet the necessary RMS ripple current rating.

With the MAX1544, the controller shares the current between two phases that operate 180° out-of-phase, so the high-side MOSFETs never turn on simultaneously during normal operation. The instantaneous input current of either phase is effectively cut in half, resulting in reduced input voltage ripple, ESR power loss, and RMS ripple current (see the *Input Capacitor Selection* section). As a result, the same performance can be achieved with fewer or less-expensive input capacitors. Table 1 lists component selection for standard multiphase selections and Table 2 is a list of component suppliers.

Transient Overlap Operation

When a transient occurs, the response time of the controller depends on how quickly it can slew the inductor current. Multiphase controllers that remain 180 degrees out-of-phase when a transient occurs actually respond slower than an equivalent single-phase controller. In order to provide fast transient response, the MAX1544 supports a phase-overlap mode, which allows the dual regulators to operate in-phase when heavy-load transients are detected, reducing the response time. After either high-side MOSFET turns off, if the output voltage does not exceed the regulation voltage when the minimum off-time expires, the controller simultaneously turns on both high-side MOSFETs during the next ontime cycle. This maximizes the total inductor current slew rate. The phases remain overlapped until the output voltage exceeds the regulation voltage after the minimum off-time expires.

Table 1. Component Selection for Standard Multiphase Applications

| DESIGNATION | MAX1544 AMD MOBILE COMPONENTS | MAX1544 AMD DESKTOP COMPONENTS Circuit of Figure 12 | |
|--|---|---|--|
| | Circuit of Figure 1 | | |
| Input Voltage Range | 7V to 24V | 7V to 24V | |
| VID Output Voltage (D4–D0) | 1.5V (D4–D0 = 00010) | 1.5V (D4–D0 = 00010) | |
| Suspend Voltage (SUS, S0–S1) | Not used (SUS = GND) | Not used (SUS = GND) | |
| Maximum Load Current | 60A | 70A | |
| Number of Phases (η_{TOTAL}) | Two phases (1) MAX1544 | Four phases (1) MAX1544 + (2) MAX1980 | |
| Inductor (per Phase) | 0.6µH Panasonic ETQP1H0R6BFA | 0.7µH Panasonic ETQP2H0R7BFA or 0.8µH Sumida CDEP105L-0R8 | |
| Switching Frequency | 300kHz (TON = REF) | 300kHz (TON = REF) | |
| High-Side MOSFETSiliconix (1) Si7886DP or(NH, per phase)International Rectifier (2) IRF6 | | International Rectifier (1) IRF7811W or Fairchild (1) FDS6694 | |
| Low-Side MOSFET (N _L , per phase) | Siliconix (2) Si7442DP or International Rectifier (2) IRF6603 | Fairchild (2) FDS6688 or Siliconix (1) Si7442DP | |
| Total Input Capacitance (CIN) | (8) 10μF, 25V Taiyo Yuden TMK432BJ106KM or TDK C4532X5R1E106M | (8) 10µF, 25V Taiyo Yuden TMK432BJ106KM or TDK C4532X5R1E106M | |
| Total Output Capacitance (COUT) | (4) 680µF, 2.5V Sanyo 2R5TPD680M | (5) 680µF, 2.5V Sanyo 2R5TPD680M | |
| Current-Sense Resistor 1mΩ (RSENSE, per Phase) Panasonic ERJM1WTJ1M0U | | 1mΩ Panasonic ERJM1WTJ1M0U | |

MAX1544

After the phase-overlap mode ends, the controller automatically begins with the opposite phase. For example, if the secondary phase provided the last on-time pulse before overlap operation began, the controller starts switching with the main phase when overlap operation ends.

Power-Up Sequence

The MAX1544 is enabled when \overline{SHDN} is driven high (Figure 2). The reference powers up first. Once the reference exceeds its UVLO threshold, the PWM controller evaluates the DAC target and starts switching.

For the MAX1544, the slew-rate controller ramps up the output voltage in 25mV increments to the proper operating voltage (see Tables 3 and 4) set by either D0–D4 (SUS = GND) or S0–S1 (SUS = REF or high). The ramp rate is set with the RTIME resistor (see the *Output Voltage Transition Timing* section).

The ramp rate is set with the R_{TIME} resistor (see the *Output Voltage Transition Timing* section). The controller pulls VROK low until at least 3ms after the MAX1544 reaches the target DAC code.

Figure 1. Standard Two-Phase AMD Mobile 60A Application Circuit

Figure 2. Power-Up and Shutdown Sequence Timing Diagram

Table 2. Component Suppliers

| MANUFACTURER | PHONE | WEBSITE |
|-------------------------|--|------------------------|
| BI Technologies | 714-447-2345 (USA) | www.bitechnologies.com |
| Central Semiconductor | 631-435-1110 (USA) | www.centralsemi.com |
| Coilcraft | 800-322-2645 (USA) | www.coilcraft.com |
| Coiltronics | 561-752-5000 (USA) | www.coiltronics.com |
| Fairchild Semiconductor | 888-522-5372 (USA) | www.fairchildsemi.com |
| International Rectifier | 310-322-3331 (USA) | www.irf.com |
| Kemet | 408-986-0424 (USA) | www.kemet.com |
| Panasonic | 847-468-5624 (USA) | www.panasonic.com |
| Sanyo | 65-6281-3226 (Singapore) | www.secc.co.jp |
| Siliconix (Vishay) | 203-268-6261 (USA) | www.vishay.com |
| Sumida | 408-982-9660 (USA) | www.sumida.com |
| Taiyo Yuden | 03-3667-3408 (Japan) 408-573-4150 (USA) | www.t-yuden.com |
| TDK | 847-803-6100 (USA) 81-3-5201-7241 (Japan) | www.component.tdk.com |
| ТОКО | 858-675-8013 (USA) | www.tokoam.com |

Shutdown

When SHDN goes low, the MAX1544 enters low-power shutdown mode. VROK is pulled low immediately, and the output voltage ramps down to 0V in LSB increments at 4 times the clock rate set by RTIME:

$$t_{SHDN} \le \frac{4}{f_{SLEW}} \left(\frac{V_{DAC}}{V_{LSB}} \right)$$

where f_{SLEW} = 500kHz × $30k\Omega/R_{TIME}$, V_{DAC} is the DAC setting when the controller begins the shutdown sequence, and V_{LSB} = 25mV is the DAC's smallest voltage increment. Slowly discharging the output capacitors by slewing the output over a long period of time (4/f_{SLEW}) keeps the average negative inductor current low (damped response), thereby eliminating the negative output voltage excursion that occurs when the controller discharges the output quickly by permanently turning on the low-side MOSFET (underdamped response).

MAX1544

| SHDN | SUS | SKIP | OFS | OUTPUT VOLTAGE | OPERATING MODE |
|-----------------|-------------------|------------------|-------------------------------|---------------------------|--|
| GND | x | × | x | GND | Low-Power Shutdown Mode. DL_ is forced high, DH_ is forced low, and the PWM controller is disabled. The supply current drops to $1\mu A$ (typ). |
| V _{CC} | GND | V _{CC} | GND or REF | D0–D4 (No offset) | Normal Operation. The no-load output voltage is determined by the selected VID DAC code (D0–D4, Table 4). |
| Vcc | X | GND or REF | GND or REF | D0–D4 (No offset) | Pulse-Skipping Operation. When SKIP is pulled low, the MAX1544 immediately enters pulse-skipping operation allowing automatic PWM/PFM switchover under light loads. The VROK upper threshold is blanked. |
| Vcc | GND | x | 0 to 0.8V or 1.2V to 2V | D0–D4 (Plus offset) | Deep-Sleep Mode. The no-load output voltage is determined by the selected VID DAC code (D0–D4, Table 4) plus the offset voltage set by OFS. |
| Vcc | REF or High | x | x | SUS, S0–S1 (No offset) | Suspend Mode. The no-load output voltage is determined by the selected suspend code (SUS, S0–S1, Table 5), overriding all other active modes of operation. |
| V _{CC} | x | х | x | GND | Fault Mode. The fault latch has been set by either UVP, OVP, or thermal shutdown. The controller remains in FAULT mode until V _{CC} power is cycled or SHDN toggled. |

Table 3. Operating Mode Truth Table

This eliminates the need for the Schottky diode normally connected between the output and ground to clamp the negative output voltage excursion. When the DAC reaches the 0V setting, DL_ goes high, DH_ goes low, the reference turns off, and the supply current drops to about 1 μ A. When a fault condition—output undervoltage lockout, output overvoltage lockout (OVP = V_{CC}), or thermal shutdown—activates the shutdown sequence, the controller sets the fault latch to prevent the controller from restarting. To clear the fault latch and reactivate the controller, toggle SHDN or cycle V_{CC} power below 1V.

When SHDN goes high, the reference powers up. Once the reference voltage exceeds its UVLO threshold, the controller evaluates the DAC target and starts switching. The slew-rate controller ramps up from 0V in LSB increments to the currently selected output-voltage setting (see the *Power-Up Sequence* section). There is no traditional soft-start (variable current-limit) circuitry, so full output current is available immediately.

Internal Multiplexers

The MAX1544 has a unique internal DAC input multiplexer (muxes) that selects one of three different DAC code settings for different processor states (Figure 3). On startup, the MAX1544 selects the DAC code from the D0–D4 (SUS = GND) or S0–S1 (SUS = REF or high) input decoders.

DAC Inputs (D0–D4)

During normal forced-PWM operation (SUS = GND), the digital-to-analog converter (DAC) programs the output voltage using the D0–D4 inputs. Do not leave D0–D4 unconnected. D0–D4 can be changed while the MAX1544 is active, initiating a transition to a new output voltage level. Change D0–D4 together, avoiding greater than 1µs skew between bits. Otherwise, incorrect DAC readings can cause a partial transition to the wrong voltage level followed by the intended transition to the correct voltage level, lengthening the overall transition time. The available DAC codes and resulting output voltages are compatible with AMD Hammer voltage specifications (Table 4).

Four-Level Logic Inputs

TON and S0–S1 are four-level logic inputs. These inputs help expand the functionality of the controller without adding an excessive number of pins. The four-level inputs are intended to be static inputs. When left open, an internal resistive voltage-divider sets the input voltage to approximately 3.5V. Therefore, connect the four-level logic inputs directly to V_{CC}, REF, or GND when selecting one of the other logic levels. See the *Electrical Characteristics* for exact logic level voltages.

Figure 3. Internal Multiplexers Functional Diagram

Suspend Mode

When the processor enters low-power suspend mode, it sets the regulator to a lower output voltage to reduce power consumption. The MAX1544 includes independent suspend-mode output voltage codes set by the four-level SO–S1 inputs and the three-level SUS input. When the CPU suspends operation (SUS = REF or high), the controller disables the offset amplifier and overrides the 5-bit VID DAC code set by either D0–D4 (normal operation). The master controller slews the output to the selected suspend-mode voltage. During the transition, the MAX1544 blanks VROK and the UVP fault protection until 24 RTIME clock cycles after the slew-rate controller reaches the suspend-mode voltage.

SUS is a three-level logic input: GND, REF, or high. This expands the functionality of the controller without adding an additional pin. This input is intended to be driven by a dedicated open-drain output with the pullup resistor connected either to REF (or a resistive divider from V_{CC}) or to a logic-level bias supply (3.3V or greater). When pulled up to REF, the MAX1544 selects the upper suspend voltage range. When pulled high (2.7V or greater), the controller selects the lower suspend voltage range. See the *Electrical Characteristics* for exact logic level voltages.

Output Voltage Transition Timing

The MAX1544 is designed to perform mode transitions in a controlled manner, automatically minimizing input surge currents. This feature allows the circuit designer to achieve nearly ideal transitions, guaranteeing just-in-time arrival at the new output voltage level with the lowest possible peak currents for a given output capacitance.

At the beginning of an output voltage transition, the MAX1544 blanks the VROK output, preventing it from changing states. VROK remains blanked during the transition and is enabled 24 clock cycles after the slew-rate controller has set the final DAC code value. The slew-rate clock frequency (set by resistor RTIME) must be set fast enough to ensure that the transition is completed within the maximum allotted time.

The slew-rate controller transitions the output voltage in 25mV steps during soft-start, soft-shutdown, and suspend-mode transitions. The total time for a transition depends on RTIME, the voltage difference, and the accuracy of the MAX1544's slew-rate clock, and is not dependent on the total output capacitance. The greater the output capacitance, the higher the surge current required for the transition. The MAX1544 automatically controls the current to the minimum level required to complete the transition in the calculated time, as long

M/IXI/M

MAX1544

Figure 4. Suspend Transition

as the surge current is less than the current limit set by ILIM. The transition time is given by:

$$\begin{split} t_{SLEW} &\approx \frac{1}{f_{SLEW}} \left(\frac{V_{OLD} - V_{NEW}}{V_{LSB}} \right) \text{for } V_{OUT} \text{ rising} \\ t_{SLEW} &\approx \frac{1}{f_{SLEW}} \left[\left(\frac{V_{OLD} - V_{NEW}}{V_{LSB}} \right) + 2 \right] \text{for } V_{OUT} \text{ falling} \end{split}$$

where $f_{SLEW} = 500$ kHz × 30k Ω / R_{TIME} , V_{OLD} is the original DAC setting, V_{NEW} is the new DAC setting, and $V_{LSB} = 25$ mV is the DAC's smallest voltage increment. The additional two clock cycles on the falling edge time are due to internal synchronization delays. See TIME Frequency Accuracy in the *Electrical Characteristics* for f_{SLEW} limits.

The practical range of R_{TIME} is $15k\Omega$ to $150k\Omega$, corresponding to 1.0µs to 10µs per 25mV step. Although the DAC takes discrete steps, the output filter makes the transitions relatively smooth. The average inductor current required to make an output voltage transition is:

$$I_{L} \cong C_{OUT} \times V_{LSB} \times f_{SLEW}$$

Fault Protection

Output Overvoltage Protection

The MAX1544 features selectable output OVP. Connect OVP to V_{CC} to enable the output overvoltage-fault protection. The OVP circuit is designed to protect the CPU against a shorted high-side MOSFET by drawing high current and blowing the battery fuse. The MAX1544 continuously monitors the output for an overvoltage fault. During normal forced-PWM operation (SKIP = high), the controller detects an OVP fault if the output voltage exceeds the set DAC voltage by more than 13% (min). During pulse-skipping operation (SKIP = REF or GND), the controller detects an OVP fault if the output voltage exceeds the fixed 2.0V (typ) threshold. When the OVP circuit detects an overvoltage fault, it immediately sets the fault latch and activates the shutdown sequence.

This action discharges the output filter capacitor and forces the output to ground. If the condition that caused the overvoltage (such as a shorted high-side MOSFET) persists, the battery fuse blows. The controller remains shut down until the fault latch is cleared by toggling \overline{SHDN} or cycling the V_{CC} power supply below 1V.

To disable the overvoltage protection, connect OVP to GND. The OVP is also disabled when the controller is in the no-fault test mode (see the *No-Fault Test Mode* section).

| | - | | - | | - |
|----|----|----|----|----|--------------------------|
| D4 | D3 | D2 | D1 | D0 | OUTPUT VOLTAGE (V) |
| 0 | 0 | 0 | 0 | 0 | 1.550 |
| 0 | 0 | 0 | 0 | 1 | 1.525 |
| 0 | 0 | 0 | 1 | 0 | 1.500 |
| 0 | 0 | 0 | 1 | 1 | 1.475 |
| 0 | 0 | 1 | 0 | 0 | 1.450 |
| 0 | 0 | 1 | 0 | 1 | 1.425 |
| 0 | 0 | 1 | 1 | 0 | 1.400 |
| 0 | 0 | 1 | 1 | 1 | 1.375 |
| 0 | 1 | 0 | 0 | 0 | 1.350 |
| 0 | 1 | 0 | 0 | 1 | 1.325 |
| 0 | 1 | 0 | 1 | 0 | 1.300 |
| 0 | 1 | 0 | 1 | 1 | 1.275 |
| 0 | 1 | 1 | 0 | 0 | 1.250 |
| 0 | 1 | 1 | 0 | 1 | 1.225 |
| 0 | 1 | 1 | 1 | 0 | 1.200 |
| 0 | 1 | 1 | 1 | 1 | 1.175 |

Table 4. Output Voltage VID DAC Codes (SUS = GND)

Output Undervoltage Shutdown

The output UVP function is similar to foldback current limiting, but employs a timer rather than a variable current limit. If the MAX1544 output voltage is under 70% of the nominal value, the controller activates the shutdown sequence and sets the fault latch.

Once the controller ramps down to the 0V DAC code setting, it forces the DL_ low-side gate driver high and pulls the DH_ high-side gate driver low. Toggle SHDN or cycle the V_{CC} power supply below 1V to clear the fault latch and reactivate the controller. UVP is ignored during output voltage transitions and remains blanked for an additional 24 clock cycles after the controller reaches the final DAC code value.

UVP can be disabled through the no-fault test mode (see the *No-Fault Test Mode* section).

Thermal-Fault Protection

The MAX1544 features a thermal-fault protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch and the soft-shutdown sequence. Once the controller ramps down to the 0V DAC code setting, it forces the DL_ low-side gate driver high, and pulls the DH_ high-side gate driver low. Toggle SHDN or cycle the V_{CC} power supply below 1V to clear the fault latch and reactivate the controller after the junction temperature cools by 15°C.

Thermal shutdown can be disabled through the no-fault test mode (see the *No-Fault Test Mode* section).

| D4 | D3 | D2 | D1 | D0 | OUTPUT VOLTAGE (V) |
|----|----|----|----|----|--------------------------|
| 1 | 0 | 0 | 0 | 0 | 1.150 |
| 1 | 0 | 0 | 0 | 1 | 1.125 |
| 1 | 0 | 0 | 1 | 0 | 1.100 |
| 1 | 0 | 0 | 1 | 1 | 1.075 |
| 1 | 0 | 1 | 0 | 0 | 1.050 |
| 1 | 0 | 1 | 0 | 1 | 1.025 |
| 1 | 0 | 1 | 1 | 0 | 1.000 |
| 1 | 0 | 1 | 1 | 1 | 0.975 |
| 1 | 1 | 0 | 0 | 0 | 0.950 |
| 1 | 1 | 0 | 0 | 1 | 0.925 |
| 1 | 1 | 0 | 1 | 0 | 0.900 |
| 1 | 1 | 0 | 1 | 1 | 0.875 |
| 1 | 1 | 1 | 0 | 0 | 0.850 |
| 1 | 1 | 1 | 0 | 1 | 0.825 |
| 1 | 1 | 1 | 1 | 0 | 0.800 |
| 1 | 1 | 1 | 1 | 1 | Shutdown |

No-Fault Test Mode

The latched-fault protection features and overlap mode can complicate the process of debugging prototype breadboards since there are (at most) a few milliseconds in which to determine what went wrong. Therefore, a nofault test mode is provided to disable the fault protection (overvoltage protection, undervoltage protection, and thermal shutdown) and overlap mode. Additionally, the test mode clears the fault latch if it has been set. The nofault test mode is entered by forcing 12V to 15V on SHDN.

Multiphase Quick-PWM

5V Bias Supply (V_{CC} and V_{DD})

The Quick-PWM controller requires an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the 5V bias supply can be generated with an external linear regulator.

The 5V bias supply must provide V_{CC} (PWM controller) and V_{DD} (gate-drive power), so the maximum current drawn is:

 $I_{BIAS} = I_{CC} + f_{SW}(Q_{G(LOW)} + Q_{G(HIGH)})$

Figure 5. Dual-Phase Quick-PWM Functional Diagram

| LOWER SUSPEND CODES | | | | | |
|---------------------|------------------|-----------------|--------------------------|--|--|
| SUS* | S1 | SO | OUTPUT VOLTAGE (V) | | |
| High | GND | GND | 0.675 | | |
| High | GND | REF | 0.700 | | |
| High | GND | OPEN | 0.725 | | |
| High | GND | V _{CC} | 0.750 | | |
| High | REF | GND | 0.775 | | |
| High | REF | REF | 0.800 | | |
| High | REF | OPEN | 0.825 | | |
| High | REF | V _{CC} | 0.850 | | |
| High | OPEN | GND | 0.875 | | |
| High | OPEN | REF | 0.900 | | |
| High | OPEN | OPEN | 0.925 | | |
| High | OPEN | V _{CC} | 0.950 | | |
| High | VCC | GND | 0.975 | | |
| High | V _C C | REF | 1.000 | | |
| High | VCC | OPEN | 1.025 | | |
| High | Vcc | V _{CC} | 1.050 | | |

| Table 5. Suspend N | lode DAC | Codes |
|--------------------|----------|-------|
|--------------------|----------|-------|

| UPPER SUSPEND CODES | | | | | |
|---------------------|-----------------|-----------------|--------------------------|--|--|
| SUS* | S1 | SO | OUTPUT VOLTAGE (V) | | |
| REF | GND | GND | 1.075 | | |
| REF | GND | REF | 1.100 | | |
| REF | GND | OPEN | 1.125 | | |
| REF | GND | V _{CC} | 1.150 | | |
| REF | REF | GND | 1.175 | | |
| REF | REF | REF | 1.200 | | |
| REF | REF | OPEN | 1.225 | | |
| REF | REF | V _{CC} | 1.250 | | |
| REF | OPEN | GND | 1.275 | | |
| REF | OPEN | REF | 1.300 | | |
| REF | OPEN | OPEN | 1.325 | | |
| REF | OPEN | V _{CC} | 1.350 | | |
| REF | V _{CC} | GND | 1.375 | | |
| REF | V _{CC} | REF | 1.400 | | |
| REF | V _{CC} | OPEN | 1.425 | | |
| REF | Vcc | Vcc | 1.450 | | |

*Connect the three-level SUS input to a 2.7V or greater supply (3.3V or V_{CC}) for an input logic level high.

where I_{CC} is provided in the *Electrical Characteristics*, f_{SW} is the switching frequency, and $Q_{G(LOW)}$ and $Q_{G(HIGH)}$ are the MOSFET data sheet's total gate-charge specification limits at $V_{GS} = 5V$.

V+ and V_{DD} can be tied together if the input power source is a fixed 4.5V to 5.5V supply. If the 5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

Free-Running, Constant-On-Time PWM Controller with Input Feed Forward

The Quick-PWM control architecture is a pseudofixedfrequency, constant-on-time, current-mode regulator with input voltage feed forward (Figure 5). This architecture relies on the output filter capacitor's ESR to act as the current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose period is inversely proportional to input voltage, and directly proportional to output voltage or the difference between the main and secondary inductor currents (see the *On-Time One-Shot (TON*) section). Another one-shot sets a minimum off-time. The on-time one-shot triggers when the error comparator goes low, the inductor current of the selected phase is below the valley current-limit threshold, and the minimum off-time one-shot times out. The controller maintains 180° out-ofphase operation by alternately triggering the main and secondary phases after the error comparator drops below the output voltage set point.

On-Time One-Shot (TON)

The core of each phase contains a fast, low-jitter, adjustable one-shot that sets the high-side MOSFETs on-time. The one-shot for the main phase varies the ontime in response to the input and feedback voltages. The main high-side switch on-time is inversely proportional to the input voltage as measured by the V+ input, and proportional to the feedback voltage (VFB):

$$t_{ON(MAIN)} = \frac{K(V_{FB} + 0.075V)}{V_{IN}}$$

where K is set by the TON pin-strap connection (Table 6) and 0.075V is an approximation to accommodate the expected drop across the low-side MOSFET switch.

