# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



memory for later readback.

diate bus in many systems.

or as a manual reset.

accidental erasure.



# 6-Channel, Flash-Configurable System Manager with Nonvolatile Fault Registers

### **General Description**

The MAX16068 flash-configurable system manager

monitors and manages up to six system voltages

simultaneously. The MAX16068 integrates an analog-

to-digital converter (ADC). Device configuration infor-

mation, including overvoltage and undervoltage limits,

time delay settings is stored in nonvolatile flash memory. During a fault condition, fault flags and channel volt-

ages can be automatically stored in the nonvolatile flash

The internal 1% accurate, 10-bit ADC measures each

input and compares the result to one overvoltage and

one undervoltage limit. A fault signal asserts when a

The MAX16068 supports a power-supply voltage of up to

14V and can be powered directly from the 12V interme-

The MAX16068 includes six programmable general-

purpose inputs/outputs (GPIOs). GPIOs are flash con-

figurable as a fault output, as a watchdog input or output,

The MAX16068 features nonvolatile fault memory for recording information during system shutdown events.

The fault logger records a failure in the internal flash

and sets a lock bit protecting the stored fault data from

An SMBus<sup>™</sup> or a JTAG serial interface configures the

MAX16068. The MAX16068 is available in a 28-pin, 5mm

x 5mm, TQFN package and is fully specified over the

-40°C to +85°C extended temperature range.

monitored voltage falls outside the set limits.

**Features** 

- Operates from 2.8V to 14V
  - 1% Accurate, 10-Bit ADC Monitors 6 Voltage Inputs
  - Analog EN Monitoring Input
  - ♦ 6 Monitored Inputs with Overvoltage and Undervoltage Limits
  - Nonvolatile Fault Event Logger
  - Six General-Purpose Inputs/Outputs Configurable as:

Dedicated Fault Output Watchdog Timer Function Manual Reset SMBus Alert Fault Propagation Input/Output

- SMBus and JTAG Interface
- Supports Cascading with MAX16065/MAX16066
- Flash-Configurable Time Delays and Thresholds
- -40°C to +85°C Extended Operating Temperature Range

**Applications** 

Networking Equipment Telecom Equipment (Base Stations, Access) Storage/RAID Systems Servers

Typical Operating Circuit appears at end of data sheet.

### **Ordering Information/Selector Guide**

| PART         | PIN-PACKAGE | VOLTAGE-DETECTOR INPUTS | GENERAL-PURPOSE INPUTS/<br>OUTPUTS |
|--------------|-------------|-------------------------|------------------------------------|
| MAX16068ETI+ | 28 TQFN-EP* | 6                       | 6                                  |

*Note:* This device is specified over the -40°C to +85°C extended temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*EP = Exposed pad.

SMBus is a trademark of Intel Corp.

Maxim Integrated Products 1

MAX16068

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

| VCC to GND                          | 0.3V to +15V                      |
|-------------------------------------|-----------------------------------|
| MON_, SCL, SDA, A0 to GND           | 0.3V to +6V                       |
| EN, TCK, TMS, TDI to GND            | 0.3V to +4V                       |
| TDO to GND                          | 0.3V to (V <sub>DBP</sub> + 0.3V) |
| RESET, GPIO_                        |                                   |
| (configured as open-drain) to GND   | 0.3V to +6V                       |
| RESET, GPIO_ (configured as push-pu | )                                 |
| to GND                              | 0.3V to (V <sub>DBP</sub> + 0.3V) |
| DBP, ABP to GND                     | 0.3V to minimum of                |
|                                     | (4V and (VCC + 0.3V))             |
| Continuous Current (all pins)       | ±20mA                             |
|                                     |                                   |

\*As per JEDEC 51 Standard, Multilayer Board (PCB).

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )

28-Pin TQFN (derate 34.5mW/°C above +70°C)..... 2759mW\* Thermal Resistance (Note 1)

| θ」Α                               |                |
|-----------------------------------|----------------|
| θJC                               | 2°C/W          |
| Operating Temperature Range       | 40°C to +85°C  |
| Junction Temperature              | +150°C         |
| Storage Temperature Range         | 65°C to +150°C |
| Lead Temperature (soldering, 10s) | +300°C         |
| Soldering Temperature (reflow)    | +260°C         |
|                                   |                |

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 2.8V to 14V,  $T_A = T_J = -40^{\circ}$ C to +85°C, unless otherwise specified. Typical values are at V<sub>ABP</sub> = V<sub>DBP</sub> = V<sub>CC</sub> = 3.3V,  $T_A = +25^{\circ}$ C.) (Note 2)

| PARAMETER                       | SYMBOL  | CONDITIONS                                                                    | MIN  | ТҮР | MAX  | UNITS |  |
|---------------------------------|---------|-------------------------------------------------------------------------------|------|-----|------|-------|--|
| Operating Voltage Papag         | Vee     | RESET output asserted low                                                     | 1.2  |     |      | V     |  |
| Operating voltage hange         | VCC     |                                                                               | 2.8  |     | 14   | V     |  |
| Undervoltage Lockout            | VUVLO   | Minimum voltage on V <sub>CC</sub> to ensure the device is flash configurable |      |     | 2.7  | V     |  |
| Undervoltage Lockout Hysteresis | UVLOHYS |                                                                               |      | 55  |      | mV    |  |
| Minimum Flash Operating Voltage | VFLASH  | Minimum voltage on V <sub>CC</sub> to ensure flash erase and write operations |      |     |      | V     |  |
|                                 | ICC1    | No load on any output                                                         |      | 2.8 | 4    |       |  |
| Supply Current                  | ICC2    | No load on any output, during flash writing cycle                             |      | 7.7 | 14   | mA    |  |
|                                 |         | $V_{CC} = V_{ABP} = V_{DBP} = 3.6V$ (Note 3)                                  |      |     | 5    |       |  |
| DBP Regulator Voltage           | Vdbp    | $V_{CC} = 5V, C_{DBP} = 1\mu F$ , no load                                     | 2.8  | 3   | 3.2  | V     |  |
| ABP Regulator Voltage           | Vabp    | $V_{CC} = 5V, C_{ABP} = 1\mu F$ , no load                                     | 2.85 | 3   | 3.15 | V     |  |
| Boot Time                       | tboot   | VCC > VUVLO                                                                   |      | 100 | 200  | μs    |  |
| Flash Writing Time              |         | 8-byte word                                                                   |      | 122 |      | ms    |  |
| Internal Timing Accuracy        |         | (Note 4)                                                                      | -10  |     | +10  | %     |  |
| ADC                             |         |                                                                               |      |     |      |       |  |
| Resolution                      |         |                                                                               |      | 10  |      | Bits  |  |
|                                 |         | $TA = +25^{\circ}C$                                                           |      |     | 0.35 | 0/    |  |
|                                 |         | $T_A = -40^{\circ}C$ to $+85^{\circ}C$                                        |      |     | 0.75 | 70    |  |
| Offset Error                    | ADCOFF  |                                                                               |      |     | 1.5  | LSB   |  |

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 2.8V \text{ to } 14V, T_A = T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise specified. Typical values are at V_{ABP} = V_{DBP} = V_{CC} = 3.3V, T_A = +25^{\circ}C.)$  (Note 2)

| PARAMETER                              | SYMBOL   | CONDITIONS                                                   | MIN   | ТҮР   | MAX   | UNITS |
|----------------------------------------|----------|--------------------------------------------------------------|-------|-------|-------|-------|
| Integral Nonlinearity                  | ADCINL   |                                                              |       |       | 1     | LSB   |
| Differential Nonlinearity              | ADCDNL   |                                                              |       |       | 1     | LSB   |
| ADC Total Monitoring Cycle Time        | tCYCLE   | Monitoring all 6 inputs, no MON_ fault detected              |       | 24    | 30    | μs    |
|                                        |          | MON_ range set to '00'                                       |       | 5.552 |       |       |
| ADC MON_ Ranges                        | ADCRNG   | MON_ range set to '01'                                       |       | 2.776 |       | V     |
|                                        |          | MON_ range set to '10'                                       |       | 1.388 |       | 1     |
|                                        |          | MON_ range set to '00'                                       |       | 5.42  |       |       |
| ADC LSB Step Size                      | ADCLSB   | MON_ range set to '01'                                       |       | 2.71  |       | mV    |
|                                        |          | MON_ range set to '10'                                       |       | 1.35  |       | 1     |
| ADC Input Leakage Current              |          |                                                              |       |       | 1     | μA    |
| ENABLE INPUT (EN)                      |          |                                                              |       |       |       |       |
|                                        | VTH_EN_R | EN voltage rising                                            |       | 1.24  |       |       |
| EN Input-Voltage Threshold             | VTH_EN_F | EN voltage falling                                           | 1.195 | 1.215 | 1.235 |       |
| EN Input Current                       | IEN      |                                                              | -0.5  |       | +0.5  | μA    |
| EN Input-Voltage Range                 |          |                                                              | 0     |       | 3.6   | V     |
| OUTPUTS (RESET, GPIO_)                 |          |                                                              |       |       |       |       |
| Output-Voltage Low                     |          | I <sub>SINK</sub> = 2mA                                      |       |       | 0.4   |       |
|                                        | Vol      | ISINK = 10mA, GPIO_ only                                     |       |       | 0.7   | V     |
|                                        |          | $V_{CC} = 1.2V$ , ISINK = 100 $\mu$ A (RESET only)           |       |       | 0.3   | ]     |
| Maximum Output Sink Current            |          | Total current into RESET, GPIO_,<br>V <sub>CC</sub> = $3.3V$ |       | 18    |       | mA    |
| Output-Voltage High (Push-Pull)        | Voн      | ISOURCE =100µA                                               | 2.4   |       |       | V     |
| Output Leakage Current<br>(Open-Drain) | IOUT_LKG |                                                              |       |       | 1     | μA    |
| INPUTS (A0, GPIO_)                     | 1        |                                                              | 1     |       |       |       |
| Input Logic-Low                        | VIL      |                                                              |       |       | 0.8   | V     |
| Input Logic-High                       | VIH      |                                                              | 20    |       |       | V     |
| WDI Pulse Width                        | twdi     |                                                              | 100   |       |       | ns    |
| MR Pulse Width                         | tMR      |                                                              | 2     |       |       | μs    |
| SMBus INTERFACE                        |          |                                                              |       |       |       |       |
| Logic-Input Low Voltage                | VIL      | Input voltage falling                                        |       |       | 0.8   | V     |
| Logic-Input High Voltage               | VIH      | Input voltage rising                                         | 2.0   |       |       | V     |
| Input Leakage Current                  |          | $V_{CC}$ shorted to GND, $V_{MON}$ = 0 or 6V                 | -1    |       | +1    | μA    |
| Output Sink Current                    | Vol      | I <sub>SINK</sub> = 3mA                                      |       |       | 0.4   | V     |
| Input Capacitance                      | CIN      |                                                              |       | 5     |       | рF    |

### **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>CC</sub> = 2.8V to 14V,  $T_A = T_J = -40^{\circ}$ C to +85°C, unless otherwise specified. Typical values are at V<sub>ABP</sub> = V<sub>DBP</sub> = V<sub>CC</sub> = 3.3V,  $T_A = +25^{\circ}$ C.) (Note 2)

| PARAMETER                                         | SYMBOL         | CONDITIONS                   |          | MIN  | ТҮР | MAX  | UNITS |
|---------------------------------------------------|----------------|------------------------------|----------|------|-----|------|-------|
| SMBus TIMING                                      |                |                              |          |      |     |      |       |
| Serial Clock Frequency                            | fSCL           |                              |          |      |     | 400  | kHz   |
| Bus Free Time Between STOP<br>and START Condition | tBUF           |                              |          | 1.3  |     |      | μs    |
| START Condition Setup Time                        | tsu:sta        |                              |          | 0.6  |     |      | μs    |
| START Condition Hold Time                         | thd:sta        |                              |          | 0.6  |     |      | μs    |
| STOP Condition Setup Time                         | tsu:sto        |                              |          | 0.6  |     |      | μs    |
| Clock Low Period                                  | tLOW           |                              |          | 1.3  |     |      | μs    |
| Clock High Period                                 | thigh          |                              |          | 0.6  |     |      | μs    |
| Data Setup Time                                   | tsu:dat        |                              |          | 100  |     |      | ns    |
| Output Fall Time                                  | tOF            | $10pF \le C_{BUS} \le 400pF$ |          |      |     | 250  | ns    |
| Data Hold Time                                    |                | From 50% SCL falling to SDA  | Receive  | 0.15 |     |      |       |
| Data Hold Time                                    | I IND:DAT      | change 7                     | Transmit | 0.3  |     | 0.9  | μs    |
| Pulse Width of Spike Suppressed                   | tsp            |                              |          |      | 250 |      | ns    |
| SMBus Timeout                                     | <b>TIMEOUT</b> | SMBCLK time low for reset    |          | 22   |     | 35   | ms    |
| JTAG INTERFACE                                    |                |                              |          |      |     |      |       |
| TDI, TMS, TCK Logic-Low Input<br>Voltage          | VIL            | Input voltage falling        |          |      |     | 0.8  | V     |
| TDI, TMS, TCK Logic-High Input<br>Voltage         | VIH            | Input voltage rising         |          | 2.0  |     |      | V     |
| TDO Logic-Output Low Voltage                      | Vol_tdo        | I <sub>SINK</sub> = 3mA      |          |      |     | 0.4  | V     |
| TDO Logic-Output High Voltage                     | Voh_tdo        | ISOURCE = 200µA              |          | 2.4  |     |      | V     |
| TDI, TMS Pullup Resistors                         | Rjpu           | Pullup to DBP                |          | 30   | 50  | 65   | kΩ    |
| I/O Capacitance                                   | CI/O           |                              |          |      | 5   |      | рF    |
| TCK Clock Period                                  | t1             |                              |          |      |     | 1000 | ns    |
| TCK High/Low Time                                 | t2, t3         |                              |          | 50   | 500 |      | ns    |
| TCK to TMS, TDI Setup Time                        | t4             |                              |          | 15   |     |      | ns    |
| TCK to TMS, TDI Hold Time                         | t5             |                              |          | 15   |     |      | ns    |
| TCK to TDO Delay                                  | t <sub>6</sub> |                              |          |      |     | 500  | ns    |
| TCK to TDO High-Z Delay                           | t7             |                              |          |      |     | 500  | ns    |

**Note 2:** Specifications are guaranteed for the stated global conditions, unless otherwise noted. 100% production tested at  $T_A = +25^{\circ}C$  and  $T_A = +85^{\circ}C$ . Specifications at  $T_A = -40^{\circ}C$  are guaranteed by design.

**Note 3:** For V<sub>CC</sub> of 3.6V or lower, connect V<sub>CC</sub>, DBP, and ABP together. For higher supply applications, connect only V<sub>CC</sub> to the supply rail.

Note 4: Applies to RESET (except for a reset timeout period of 25µs), fault, autoretry, sequence delays, and watchdog timeout.



Figure 1. SMBus Timing Diagram



Figure 2. JTAG Timing Diagram

### 

MAX16068

### (Typical values are at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = $+25^{\circ}C$ .)











### **Typical Operating Characteristics**





TRANSIENT DURATION vs. MON\_ DEGLITCH



### **Typical Operating Characteristics (continued)**

(Typical values are at  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$ .)





**INTEGRAL NONLINEARITY vs. CODE** 



RESET OUTPUT CURRENT vs. VCC SUPPLY VOLTAGE



Pin Configuration



### Pin Description

| PIN         | NAME                                | FUNCTION                                                                                                                                          |  |  |  |
|-------------|-------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| 1–4, 27, 28 | GPIO3-<br>GPIO6,<br>GPIO1,<br>GPIO2 | General-Purpose Inputs/Outputs. Each GPIO_ can be configured to act as an input, a push-pull output, an open-drain output, or a special function. |  |  |  |
| 5, 19       | GND                                 | ound. Connect all GNDs together.                                                                                                                  |  |  |  |
| 6           | A0                                  | our-State SMBus Address. Address is sampled upon POR.                                                                                             |  |  |  |
| 7           | SCL                                 | MBus Serial-Clock Input                                                                                                                           |  |  |  |
| 8           | SDA                                 | SMBus Serial-Data Open-Drain Input/Output                                                                                                         |  |  |  |
| 9           | TDO                                 | JTAG Test Data Output                                                                                                                             |  |  |  |
| 10          | TDI                                 | JTAG Test Data Input                                                                                                                              |  |  |  |
| 11          | TCK                                 | JTAG Test Clock                                                                                                                                   |  |  |  |
| 12          | TMS                                 | JTAG Test Mode Select                                                                                                                             |  |  |  |
| 13, 14      | N.C.                                | No Connection. Not internally connected.                                                                                                          |  |  |  |
| 15          | EN                                  | Analog Enable Input. All outputs deassert when VEN is below the enable threshold.                                                                 |  |  |  |

### Pin Description (continued)

| PIN   | NAME          | FUNCTION                                                                                                                                                                                                    |
|-------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 16    | DBP           | Digital Bypass. All push-pull outputs are referenced to DBP. Bypass DBP with a $1\mu$ F capacitor to GND.                                                                                                   |
| 17    | Vcc           | Power-Supply Input. Bypass V <sub>CC</sub> to GND with a 10µF ceramic capacitor.                                                                                                                            |
| 18    | ABP           | Analog Bypass. Bypass ABP to GND with a 1µF ceramic capacitor.                                                                                                                                              |
| 20–25 | MON1–<br>MON6 | Monitor Voltage Inputs. Set the monitor voltage range through the configuration registers.<br>Measured values are written to the ADC registers and can be read back through the SMBus or<br>JTAG interface. |
| 26    | RESET         | Configurable Reset Output                                                                                                                                                                                   |
|       | EP            | Exposed Pad. Internally connected to GND. Connect to ground, but do not use EP as the main ground connection.                                                                                               |

### Functional Diagram



MAX16068

# MAX16068

# **6-Channel, Flash-Configurable System Manager** with Nonvolatile Fault Registers

### **Detailed Description**

The MAX16068 monitors up to six system power supplies. The monitoring phase begins after boot-up if EN is high and the software enable bit is set to '1'. An internal multiplexer cycles through each MON\_ input. At each multiplexer stop, the 10-bit ADC converts the monitored analog voltage to a digital result and stores the result in a register. Each time a conversion cycle (5µs, max) completes, internal logic circuitry compares the conversion results to the overvoltage and undervoltage thresholds stored in memory. When a result violates a programmed threshold, the conversion can be configured to generate a fault. GPIO can be programmed to assert on combinations of faults. Additionally, faults can be configured to trigger the nonvolatile fault logger, which writes all fault information automatically to the flash and write-protects the data to prevent accidental erasure.

The MAX16068 contains both SMBus and JTAG serial interfaces for accessing registers and flash. Use only one interface at any given time. For more information on how to access the internal memory through these interfaces, see the *SMBus-Compatible Serial Interface* and *JTAG Serial Interface* sections. The memory map is divided into three pages with access controlled by special SMBus and JTAG commands.

The factory-default values at POR (power-on reset) for all RAM registers are '0's. POR occurs when V<sub>CC</sub> reaches the undervoltage-lockout threshold (UVLO) of 2.7V (max). At POR, the device begins a boot-up sequence. During the boot-up sequence, all monitored inputs are masked from initiating faults and flash contents are copied to the respective register locations. During boot-up, the MAX16068 is not accessible through the serial

interface. The boot-up sequence takes up to 150µs, after which the device is ready for normal operation. RESET is asserted low up to the boot-up phase after which it assumes its programmed active state. RESET remains active for its programmed timeout period once all monitored channels are within their respective thresholds. Up to the boot-up phase, the GPIO\_s are high impedance.

### Power

Apply 2.8V to 14V to V<sub>CC</sub> to power the MAX16068. Bypass V<sub>CC</sub> to ground with a 10 $\mu$ F capacitor. Two internal voltage regulators, ABP and DBP, supply power to the analog and digital circuitry within the device. For operation at 3.6V or lower, disable the regulators by connecting ABP and DBP to V<sub>CC</sub>.

ABP is a 3.0V (typ) voltage regulator that powers the internal analog circuitry. Bypass ABP to GND with a  $1\mu$ F ceramic capacitor installed as close as possible to the device.

DBP is an internal 3.0V (typ) voltage regulator. DBP powers flash and digital circuitry. All push-pull outputs refer to DBP. DBP supplies the input voltage to the internal charge pump when the programmable outputs are configured as charge-pump outputs. Bypass the DBP output to GND with a  $1\mu$ F ceramic capacitor installed as close as possible to the device.

Do not power external circuitry from ABP or DBP.

### Enable Input (EN)

To enable monitoring, the voltage at EN must be above 1.24V (typ) and the software enable bit in r73h[0] must be set to '1.' To disable monitoring, either pull EN below 1.215V (typ) or set the software enable bit to '0.' See Table 1 for the software enable bit configurations. Connect EN to ABP if not used.

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT RANGE               | DESCRIPTION                                                                                                                                                      |
|---------------------|------------------|-------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                     |                  | [0]                     | Software Enable<br>1 = Sequencing enabled<br>0 = Power-down                                                                                                      |
|                     |                  | [1]                     | Reserved                                                                                                                                                         |
| 73h 273h            | [2]              | 1 = Margin mode enabled |                                                                                                                                                                  |
|                     | [3]              | Reserved                |                                                                                                                                                                  |
|                     |                  | [4]                     | Independent watchdog mode enable<br>1 = Watchdog timer is independent of EN input<br>0 = Watchdog timer boots after EN goes high and the boot-up delay completes |

Table 1. Software Enable Configurations



When in the monitoring state, and when EN falls below the undervoltage threshold, a register bit, ENRESET (r20h[2]), is set to a '1.' This register bit latches and must be cleared through software. This bit indicates if RESET is asserted low due to EN going under the threshold. The POR state of ENRESET is '0.' The bit is only set on a falling edge of the EN comparator output or the software enable bit. If operating in latch-on fault mode, toggle EN or toggle the software enable bit to clear the latch condition and restart the device once the fault condition has been removed.

Set r73h[2] to '1' to enable monitoring functionality. Faults are not recorded when the device is in margining mode. Set r73h[2] to '0' for normal functionality.

### Voltage Monitoring

The MAX16068 features an internal 10-bit ADC that monitors the MON\_ voltage inputs. An internal multiplexer cycles through each of the enabled inputs, taking less than 24µs for a complete monitoring cycle. Each acquisition takes approximately 4µs. At each multiplexer stop, the 10-bit ADC converts the analog input to a digital result and stores the result in a register. ADC conversion results are stored in registers r00h–r0Bh (see Table 2). Use the SMBus or JTAG serial interface to read ADC conversion results.

The MAX16068 provides six inputs, MON1–MON6, for voltage monitoring. Each input-voltage range is programmable in registers r43h–r44h (see Table 3). When

MON\_ configuration registers are set to '11,' MON\_ voltages are not monitored and the multiplexer does not stop at these inputs, decreasing the total cycle time. These inputs cannot be configured to trigger fault conditions.

The two programmable thresholds for each monitored voltage include an overvoltage and an undervoltage threshold. See the *Faults* section for more information on setting overvoltage and undervoltage thresholds. All voltage thresholds are 8 bits wide. The 8 MSBs of the 10-bit ADC conversion result are compared to these overvoltage and undervoltage thresholds.

For any undervoltage or overvoltage condition to be monitored and any faults detected, the MON\_ input must be assigned to monitoring mode. Inputs that are not enabled are not converted by the ADC; they contain the last value acquired before that channel was disabled. The ADC conversion result registers are reset to 00h at boot-up. These registers are not reset when a reboot command is executed.

To temporarily disable voltage monitoring during voltage margining conditions, set r73h[2] to '1' to enable margining mode functionality. Faults (except for faults triggered by EXTFAULT being pulled low externally) are not recorded when the device is in margining mode, but the ADC continues to run and conversion results continue to be available. Set r73h[2] back to '0' for normal functionality.

| REGISTER ADDRESS | BIT RANGE | DESCRIPTION       |
|------------------|-----------|-------------------|
| 00h              | [7:0]     | MON1 result (MSB) |
| 01h              | [7:6]     | MON1 result (LSB) |
| 02h              | [7:0]     | MON2 result (MSB) |
| 03h              | [7:6]     | MON2 result (LSB) |
| 04h              | [7:0]     | MON3 result (MSB) |
| 05h              | [7:6]     | MON3 result (LSB) |
| 06h              | [7:0]     | MON4 result (MSB) |
| 07h              | [7:6]     | MON4 result (LSB) |
| 08h              | [7:0]     | MON5 result (MSB) |
| 09h              | [7:6]     | MON5 result (LSB) |
| 0Ah              | [7:0]     | MON6 result (MSB) |
| 0Bh              | [7:6]     | MON6 result (LSB) |

 Table 2. ADC Conversion Results (Read Only)

### Table 3. ADC Configuration Registers

| REGISTER ADDRESS | FLASH ADDRESS | BIT RANGE | DESCRIPTION                                                                                |
|------------------|---------------|-----------|--------------------------------------------------------------------------------------------|
| 43h              | 243h          | [1:0]     | MON1 Full-Scale Range<br>00 = 5.6V<br>01 = 2.8V<br>10 = 1.4V<br>11 = Channel not converted |
|                  |               | [3:2]     | MON2 Full-Scale Range<br>00 = 5.6V<br>01 = 2.8V<br>10 = 1.4V<br>11 = Channel not converted |
|                  |               | [5:4]     | MON3 Full-Scale Range<br>00 = 5.6V<br>01 = 2.8V<br>10 = 1.4V<br>11 = Channel not converted |
|                  |               | [7:6]     | MON4 Full-Scale Range<br>00 = 5.6V<br>01 = 2.8V<br>10 = 1.4V<br>11 = Channel not converted |
|                  |               | [1:0]     | MON5 Full-Scale Range<br>00 = 5.6V<br>01 = 2.8V<br>10 = 1.4V<br>11 = Channel not converted |
| 44h              | 244h          | [3:2]     | MON6 Full-Scale Range<br>00 = 5.6V<br>01 = 2.8V<br>10 = 1.4V<br>11 = Channel not converted |

### Boot-Up Delay

Once EN is above its threshold and the software enable bit is set, a boot-up delay occurs before monitoring begins. This delay is configured in register r77h as shown in Table 4, and it is stored as an 8-bit value calculated as follows:  $t_{BOOT} = (5 \times 10^{-6}) \times 2^a \times (16 + b) + 480 \mu s$ 

where  $t_{\mbox{BOOT}}$  is in seconds, a is the decimal value of the 4 MSBs and b is the decimal value of the 4 LSBs.

### Table 4. Boot-Up Delay

| REGISTER | FLASH   | BIT   | DESCRIPTION   |
|----------|---------|-------|---------------|
| ADDRESS  | ADDRESS | RANGE |               |
| 77h      | 277h    | [7:0] | Boot-up delay |

### General-Purpose Inputs/Outputs

GPIO1–GPIO6 are programmable general-purpose inputs/outputs. GPIO1–GPIO6 are configurable as a manual reset input, a watchdog timer input and output, logic inputs/outputs, and fault-dependent outputs. When programmed as outputs, GPIO\_s are open-drain or push-pull. See Tables 5 and 6 for more detailed information on configuring GPIO1–GPIO6. When GPIO1–GPIO6 are configured as general-purpose inputs/outputs, read values from the GPIO\_ ports through r1Eh and write values to GPIO\_s through r3Eh. Note that r3Eh has a corresponding flash register, which programs the default state of a general-purpose output. See Table 7 for more information on reading and writing to the GPIO\_.

### Table 5. GPIO\_ Configuration Registers

| REGISTER ADDRESS | FLASH ADDRESS | BIT RANGE | DESCRIPTION         |
|------------------|---------------|-----------|---------------------|
|                  | 23Fh          | [1:0]     | GPIO1 configuration |
| 2Eb              |               | [3:2]     | GPIO2 configuration |
| 361              |               | [5:4]     | GPIO3 configuration |
|                  |               | [7:6]     | GPIO4 configuration |
| 40h              | 240h          | [1:0]     | GPIO5 configuration |
|                  |               | [3:2]     | GPIO6 configuration |
|                  |               | [4]       | ARAEN bit           |
|                  |               | [7:5]     | Not used            |

### Table 6. GPIO\_ Function Configuration Bits

|            | GPIO1               | GPIO2        | GPIO3        | GPIO4        | GPIO5        | GPIO6        |
|------------|---------------------|--------------|--------------|--------------|--------------|--------------|
| 00         | Logic input         | Logic input  | Logic input  | Logic input  | Logic input  | Logic input  |
| 01         | Logic output        | Logic output | Logic output | Logic output | Logic output | Logic output |
| 01         | (push-pull)         | (push-pull)  | (push-pull)  | (push-pull)  | (push-pull)  | (push-pull)  |
| 10         | Logic output        | Logic output | Logic output | Logic output | Logic output | Logic output |
| open (open | (open drain)        | (open drain) | (open drain) | (open drain) | (open drain) | (open drain) |
| - 1-1      | ALEDT (an an drain) |              |              |              | WDO          | EXTFAULT     |
|            | ALERT (open drain)  |              | IVIR Input   | VVDI         | (open drain) | (open drain) |

### Table 7. GPIO\_ State Registers

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT RANGE | DESCRIPTION        |
|---------------------|------------------|-----------|--------------------|
|                     |                  | [0]       | GPIO1 input state  |
|                     |                  | [1]       | GPIO2 input state  |
|                     |                  | [2]       | GPIO3 input state  |
| 1Eh                 |                  | [3]       | GPIO4 input state  |
|                     |                  | [4]       | GPIO5 input state  |
|                     |                  | [5]       | GPIO6 input state  |
|                     |                  | [7:6]     | Not used           |
|                     | 23Eh             | [0]       | GPIO1 output state |
|                     |                  | [1]       | GPIO2 output state |
|                     |                  | [2]       | GPIO3 output state |
| 3Eh                 |                  | [3]       | GPIO4 output state |
|                     |                  | [4]       | GPIO5 output state |
|                     |                  | [5]       | GPIO6 output state |
|                     |                  | [7:6]     | Not used           |

### Manual Reset (MR)

GPIO1 is configurable as the SMBus alert signal, ALERT. ALERT asserts when any fault condition occurs. When the SMBus host sends the ARA (Alert Response Address), the MAX16068 responds with its slave address and deasserts ALERT. ALERT is an open-drain output.

Set the ARAEN bit in r40h[4] to '1' to disable the ARA feature. Under these conditions, the device does not respond to an ARA on the SMBus line.

### FAULT

ALERT

GPIO2 is configurable as a dedicated fault output, FAULT. FAULT asserts when an overvoltage or undervoltage condition occurs on the selected inputs. FAULT dependencies are set using registers r36h and r37h (see Table 8). When FAULT depends on more than one MON\_, the fault output asserts when one or more MON\_ exceeds a programmed threshold voltage. FAULT acts independently of the critical fault system, described in the *Critical Faults* section. Use r37h[7] to set the polarity of FAULT. GPIO3 is configurable to act as an active-low manual reset input,  $\overline{\text{MR}}$ . Drive  $\overline{\text{MR}}$  low to assert RESET. RESET remains asserted for the selected reset timeout period after  $\overline{\text{MR}}$ transitions from low to high. When connecting  $\overline{\text{MR}}$  to a pushbutton, use a pullup resistor. See the *Reset Output* section for more information on selecting a reset timeout period.

### Watchdog Input (WDI) and Output (WDO)

GPIO4 and GPIO5 are configurable as the watchdog timer input (WDI) and output, WDO, respectively. See Table 16 for configuration details. WDO is an open-drain, active-low output. See the *Watchdog Timer* section for more information about the operation of the watchdog timer.

### External Fault (EXTFAULT)

GPIO6 is configurable as the external fault input/output, EXTFAULT. EXTFAULT asserts if any monitored voltage exceeds an overvoltage or undervoltage threshold. EXTFAULT also asserts if a power-up or power-down sequencing fault occurs. This signal can be used to cascade multiple MAX16068s.

For the MAX16068, if register bit r6Dh[2] is set in addition to r72h[5], EXTFAULT going low triggers a nonvolatile fault log operation.

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT RANGE | DESCRIPTION                                                                             |
|---------------------|------------------|-----------|-----------------------------------------------------------------------------------------|
|                     |                  | [0]       | FAULT depends on MON1 undervoltage threshold                                            |
|                     |                  | [1]       | FAULT depends on MON2 undervoltage threshold                                            |
|                     |                  | [2]       | FAULT depends on MON3 undervoltage threshold                                            |
| 36h                 | 236h             | [3]       | FAULT depends on MON4 undervoltage threshold                                            |
|                     |                  | [4]       | FAULT depends on MON5 undervoltage threshold                                            |
|                     |                  | [5]       | FAULT depends on MON6 undervoltage threshold                                            |
|                     |                  | [7:6]     | Not used                                                                                |
|                     | 237h             | [0]       | FAULT depends on MON1 overvoltage threshold                                             |
|                     |                  | [1]       | FAULT depends on MON2 overvoltage threshold                                             |
|                     |                  | [2]       | FAULT depends on MON3 overvoltage threshold                                             |
|                     |                  | [3]       | FAULT depends on MON4 overvoltage threshold                                             |
| 37h                 |                  | [4]       | FAULT depends on MON5 overvoltage threshold                                             |
|                     |                  | [5]       | FAULT depends on MON6 overvoltage threshold                                             |
|                     |                  | [6]       | Not used                                                                                |
|                     |                  | [7]       | 0 = FAULT is an active-low digital output<br>1 = FAULT is an active-high digital output |

### **Table 8. FAULT Dependencies**

### **Faults**

The MAX16068 monitors the input (MON\_) channels and compares the results with an overvoltage threshold and an undervoltage threshold. Based on these conditions, the MAX16068 asserts various fault outputs and save specific information about the channel conditions and voltages into the nonvolatile flash. Once a critical fault event occurs, the failing channel condition, ADC conversions at the time of the fault, or both can be saved by configuring the event logger. The event logger records a single failure in the internal flash and sets a lock bit that protects the stored fault data from accidental erasure on a subsequent power-up. The MAX16068 is capable of measuring overvoltage and undervoltage fault events. Fault conditions are detected at the end of each ADC conversion. An overvoltage event occurs when the voltage at a monitored input exceeds the overvoltage threshold for that input. An undervoltage event occurs when the voltage at a monitored input falls below the undervoltage threshold. Fault thresholds are set in registers r49h–r59h as shown in Table 9. Disabled inputs are not monitored for fault conditions and are skipped over by the input multiplexer. Only the upper 8 bits of a conversion result are compared with the programmed fault thresholds.

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT RANGE | DESCRIPTION                 |
|---------------------|------------------|-----------|-----------------------------|
| 48h                 | 248h             | [7:0]     | Not used                    |
| 49h                 | 249h             | [7:0]     | MON1 overvoltage threshold  |
| 4Ah                 | 24Ah             | [7:0]     | MON1 undervoltage threshold |
| 4Bh                 | 24Bh             | [7:0]     | Not used                    |
| 4Ch                 | 24Ch             | [7:0]     | MON2 overvoltage threshold  |
| 4Dh                 | 24Dh             | [7:0]     | MON2 undervoltage threshold |
| 4Eh                 | 24Eh             | [7:0]     | Not used                    |
| 4Fh                 | 24Fh             | [7:0]     | MON3 overvoltage threshold  |
| 50h                 | 250h             | [7:0]     | MON3 undervoltage threshold |
| 51h                 | 251h             | [7:0]     | Not used                    |
| 52h                 | 252h             | [7:0]     | MON4 overvoltage threshold  |
| 53h                 | 253h             | [7:0]     | MON4 undervoltage threshold |
| 54h                 | 254h             | [7:0]     | Not used                    |
| 55h                 | 255h             | [7:0]     | MON5 overvoltage threshold  |
| 56h                 | 256h             | [7:0]     | MON5 undervoltage threshold |
| 57h                 | 257h             | [7:0]     | Not used                    |
| 58h                 | 258h             | [7:0]     | MON6 overvoltage threshold  |
| 59h                 | 259h             | [7:0]     | MON6 undervoltage threshold |

### Table 9. Fault Threshold Registers

### Deglitch

### Fault Flags

Fault conditions are detected at the end of each conversion. When the voltage on an input falls outside a monitored threshold for one acquisition, the input multiplexer remains on that channel and performs several successive conversions. To trigger a fault, the input must stay outside the threshold for a certain number of acquisitions as determined by the deglitch setting in r74h[6:5] (see Table 10).

Fault flags indicate the fault status of a particular input. The fault flag of any monitored input in the device can be read at any time from registers r1Bh and r1Ch, as shown in Table 11. Clear a fault flag by writing a '1' to the appropriate bit in the flag register. Unlike the fault signals sent to the fault outputs, these bits are masked by the critical fault enable bits (see Table 12). The fault flag is only set when the matching enable bit in the critical fault enable register is also set.

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT RANGE | DESCRIPTION                                                                                                    |
|---------------------|------------------|-----------|----------------------------------------------------------------------------------------------------------------|
| 74h                 | 274h             | [6:5]     | Voltage Comparator Deglitch Configuration<br>00 = 2 cycles<br>01 = 4 cycles<br>10 = 8 cycles<br>11 = 16 cycles |

### Table 10. Deglitch Configuration

### Table 11. Fault Flags

| REGISTER<br>ADDRESS | BIT RANGE | DESCRIPTION                 |
|---------------------|-----------|-----------------------------|
|                     | [0]       | MON1 undervoltage threshold |
|                     | [1]       | MON2 undervoltage threshold |
|                     | [2]       | MON3 undervoltage threshold |
| 1Bh                 | [3]       | MON4 undervoltage threshold |
|                     | [4]       | MON5 undervoltage threshold |
|                     | [5]       | MON6 undervoltage threshold |
|                     | [7:6]     | Reserved                    |
|                     | [0]       | MON1 overvoltage threshold  |
|                     | [1]       | MON2 overvoltage threshold  |
|                     | [2]       | MON3 overvoltage threshold  |
| 10h                 | [3]       | MON4 overvoltage threshold  |
| ICII                | [4]       | MON5 overvoltage threshold  |
|                     | [5]       | MON6 overvoltage threshold  |
|                     | [6]       | External fault (EXTFAULT)   |
|                     | [7]       | SMB alert                   |

If GPIO6 is configured as the  $\overline{\text{EXTFAULT}}$  input/output and  $\overline{\text{EXTFAULT}}$  is pulled low by an external circuit, bit r1Ch[6] is set.

The SMB Alert (ALERT) bit is set if the MAX16068 has asserted the SMBus Alert output. Clear by writing a '1'. See the *SMBALERT* (ALERT) section for more details.

**Critical Faults** During normal operation, a fault condition can be stored in the flash memory by setting the appropriate critical fault enable bits. Set the appropriate critical fault enable bits in registers r6Eh–r72h (see Table 12) for a fault condition to trigger a critical fault.

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT<br>RANGE | DESCRIPTION                                                                                                                                                                                                                                                                       |
|---------------------|------------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6Dh                 | 26Dh             | [1:0]        | Fault Information to Log<br>00 = Save failed line flags and ADC values in flash<br>01 = Save only failed line flags in flash<br>10 = Save only ADC values in flash<br>11 = Do not save anything                                                                                   |
|                     |                  | [2]          | 1 = Fault log triggered when EXTFAULT is pulled low externally                                                                                                                                                                                                                    |
|                     |                  | [7:3]        | Not used                                                                                                                                                                                                                                                                          |
|                     |                  | [0]          | 1 = Fault log triggered when MON1 is below its undervoltage threshold                                                                                                                                                                                                             |
|                     |                  | [1]          | 1 = Fault log triggered when MON2 is below its undervoltage threshold                                                                                                                                                                                                             |
|                     |                  | [2]          | 1 = Fault log triggered when MON3 is below its undervoltage threshold                                                                                                                                                                                                             |
| 6Eh                 | 26Eh             | [3]          | 1 = Fault log triggered when MON4 is below its undervoltage threshold                                                                                                                                                                                                             |
|                     |                  | [4]          | 1 = Fault log triggered when MON5 is below its undervoltage threshold                                                                                                                                                                                                             |
|                     |                  | [5]          | 1 = Fault log triggered when MON6 is below its undervoltage threshold                                                                                                                                                                                                             |
|                     |                  | [7:6]        | Not used                                                                                                                                                                                                                                                                          |
|                     |                  | [3:0]        | Not used                                                                                                                                                                                                                                                                          |
|                     |                  | [4]          | 1 = Fault log triggered when MON1 is above its overvoltage threshold                                                                                                                                                                                                              |
| 6Fh                 | 26Fh             | [5]          | 1 = Fault log triggered when MON2 is above its overvoltage threshold                                                                                                                                                                                                              |
|                     |                  | [6]          | 1 = Fault log triggered when MON3 is above its overvoltage threshold                                                                                                                                                                                                              |
|                     |                  | [7]          | 1 = Fault log triggered when MON4 is above its overvoltage threshold                                                                                                                                                                                                              |
|                     |                  | [0]          | 1 = Fault log triggered when MON5 is above its overvoltage threshold                                                                                                                                                                                                              |
| 70h                 | 270h             | [1]          | 1 = Fault log triggered when MON6 is above its overvoltage threshold                                                                                                                                                                                                              |
|                     |                  | [7:2]        | Not used                                                                                                                                                                                                                                                                          |
| 71h                 | 271h             | [7:0]        | Not used                                                                                                                                                                                                                                                                          |
|                     |                  | [4:0]        | Not used                                                                                                                                                                                                                                                                          |
| 72h                 | 272h             | [5]          | <ul> <li>1 = EXTFAULT pulled low externally causes the device to stop monitoring until EN is toggled or the autoretry delay expires (see <i>Autoretry/Latch Mode</i> section)</li> <li>0 = EXTFAULT pulled low externally does not cause the device to stop monitoring</li> </ul> |
|                     |                  | [7:6]        | Not used                                                                                                                                                                                                                                                                          |

### Table 12. Critical Fault Configuration

### Autoretry/Latch Mode

Logged fault information is stored in flash registers r200h–r208h (see Table 13). After fault information is logged, the flash is locked and must be unlocked to enable a new fault log to be stored. Write a '0' to r8Ch[1] to unlock the configuration flash. Fault information can be configured to store ADC conversion results and/or fault flags in registers. Select the critical fault configuration in r6Dh[1:0]. Set r6Dh[1:0] to '11' to turn off the fault logger. All stored ADC results are 8 bits wide (MSBs of the conversion).

The MAX16068 can be configured for one of two fault management methods: autoretry or latch-on-fault. Set r74h[4:3] to '00' to select the latch-on-fault mode. The device does not reinitiate monitoring until EN is toggled or the software enable bit is toggled. See the *Enable Input (EN)* section for more information on setting the software enable bit.

| FLASH<br>ADDRESS | BIT RANGE | DESCRIPTION                                                          |
|------------------|-----------|----------------------------------------------------------------------|
| 200h             | [7:0]     | Reserved                                                             |
|                  | [0]       | Fault log triggered on MON1 falling below its undervoltage threshold |
|                  | [1]       | Fault log triggered on MON2 falling below its undervoltage threshold |
|                  | [2]       | Fault log triggered on MON3 falling below its undervoltage threshold |
| 201h             | [3]       | Fault log triggered on MON4 falling below its undervoltage threshold |
|                  | [4]       | Fault log triggered on MON5 falling below its undervoltage threshold |
|                  | [5]       | Fault log triggered on MON6 falling below its undervoltage threshold |
|                  | [7:6]     | Not used                                                             |
|                  | [0]       | Fault log triggered on MON1 exceeding its overvoltage threshold      |
|                  | [1]       | Fault log triggered on MON2 exceeding its overvoltage threshold      |
|                  | [2]       | Fault log triggered on MON3 exceeding its overvoltage threshold      |
| 000h             | [3]       | Fault log triggered on MON4 exceeding its overvoltage threshold      |
| 20211            | [4]       | Fault log triggered on MON5 exceeding its overvoltage threshold      |
|                  | [5]       | Fault log triggered on MON6 exceeding its overvoltage threshold      |
|                  | [6]       | Fault log triggered on EXTFAULT                                      |
|                  | [7]       | Not used                                                             |
| 203h             | [7:0]     | MON1 ADC output (8 MSBs)                                             |
| 204h             | [7:0]     | MON2 ADC output (8 MSBs)                                             |
| 205h             | [7:0]     | MON3 ADC output (8 MSBs)                                             |
| 206h             | [7:0]     | MON4 ADC output (8 MSBs)                                             |
| 207h             | [7:0]     | MON5 ADC output (8 MSBs)                                             |
| 208h             | [7:0]     | MON6 ADC output (8 MSBs)                                             |

### Table 13. Nonvolatile Fault Log Registers

MAX16068

Set r74h[4:3] to a value other than '00' to select autoretry mode (see Table 14). In this configuration, the device stops monitoring after a critical fault event then monitors again following the boot-up delay plus 20ms (see the *Boot-Up Delay* section). Use r74h[2:0] to select an autoretry delay from 20ms to 1.6s. See Table 14 for more information on setting the autoretry delay.

When fault information is stored in flash (see the *Critical Faults* section) and autoretry mode is selected, set an autoretry delay greater than the time required for the storing operation. When fault information is stored in flash and latch-on-fault mode is chosen, toggle EN or reset the software enable bit only after the completion of the storing operation. When saving information about the failed lines only, ensure a delay of at least 102ms before the restart procedure. Otherwise, ensure a minimum 153ms timeout, to ensure that ADC conversions are completed and values are stored correctly in flash.

### **Reset Output**

The reset output, RESET, indicates the status of the monitored inputs. It asserts during the boot phase and deasserts following the reset timeout period once the monitored input voltage is within the undervoltage/over-voltage.

During normal monitoring, RESET can be configured to assert when any combination of MON\_ inputs violates configurable combinations of undervoltage or overvoltage thresholds. Select the combination of MON\_ inputs using r3Ch[5:0] and r3Dh[5:0]. Note that MON\_ inputs configured as critical faults always cause RESET to assert regardless of these configuration bits.

RESET can be configured as push-pull or open drain using r3Bh[3], and active high or active low using r3Bh[2]. Select the reset timeout by loading a value from Table 15 into r3Bh[7:4].

To generate a one-shot pulse on RESET, write a '1' into r3Bh[0]. The pulse width is the configured reset timeout. Register bit r3Bh[0] clears automatically (see Table 15). The current state of RESET can be checked by reading r20h[0].

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT<br>RANGE | DESCRIPTION                                                                                                                |
|---------------------|------------------|--------------|----------------------------------------------------------------------------------------------------------------------------|
| 74h                 | 74h 274h         | [2:0]        | Retry Delay<br>000 = 20ms<br>001 = 40ms<br>010 = 80ms<br>011 = 150ms<br>100 = 280ms<br>101 = 540ms<br>110 = 1s<br>111 = 2s |
|                     |                  | [4:3]        | Autoretry/Latch Mode<br>00 = Latch<br>01 = Retry 1 time<br>10 = Retry 3 times<br>11 = Always retry                         |

### Table 14. Autoretry Configuration

## Table 15. Reset Output Configuration

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT RANGE | DESCRIPTION                                                                                                                                                                                                                                             |
|---------------------|------------------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                     |                  | [0]       | RESET Soft Trigger<br>0 = Normal RESET behavior<br>1 = Force RESET to assert                                                                                                                                                                            |
|                     |                  | [1]       | Not used                                                                                                                                                                                                                                                |
|                     |                  | [2]       | 0 = Active low<br>1 = Active high                                                                                                                                                                                                                       |
|                     |                  | [3]       | 0 = Open drain<br>1 = Push-pull                                                                                                                                                                                                                         |
| 3Bh                 | 3Bh 23Bh         |           | Reset Timeout Period<br>0000 = 25µs<br>0001 = 1.5ms<br>0010 = 2.5ms<br>0011 = 4ms<br>0100 = 6ms<br>0101 = 10ms<br>0110 = 15ms<br>0111 = 25ms<br>1000 = 40ms<br>1001 = 60ms<br>1010 = 100ms<br>1011 = 150ms<br>1101 = 400ms<br>1110 = 600ms<br>1111 = 1s |
|                     |                  | [0]       | 1 = RESET depends on MON1 undervoltage                                                                                                                                                                                                                  |
|                     | 23Ch             | [1]       | 1 = RESET depends on MON2 undervoltage                                                                                                                                                                                                                  |
|                     |                  | [2]       | 1 = RESET depends on MON3 undervoltage                                                                                                                                                                                                                  |
| 3Ch                 |                  | [3]       | 1 = RESET depends on MON4 undervoltage                                                                                                                                                                                                                  |
|                     |                  | [4]       | 1 = RESET depends on MON5 undervoltage                                                                                                                                                                                                                  |
|                     |                  | [5]       | 1 = RESET depends on MON6 undervoltage                                                                                                                                                                                                                  |
|                     |                  | [7:6]     | Not used                                                                                                                                                                                                                                                |
|                     |                  | [0]       | 1 = RESET depends on MON1 overvoltage                                                                                                                                                                                                                   |
|                     |                  | [1]       | 1 = RESET depends on MON2 overvoltage                                                                                                                                                                                                                   |
|                     |                  | [2]       | 1 = RESET depends on MON3 overvoltage                                                                                                                                                                                                                   |
| 3Dh                 | 23Dh             | [3]       | 1 = RESET depends on MON4 overvoltage                                                                                                                                                                                                                   |
|                     |                  | [4]       | 1 = RESET depends on MON5 overvoltage                                                                                                                                                                                                                   |
|                     |                  | [5]       | 1 = RESET depends on MON6 overvoltage                                                                                                                                                                                                                   |
|                     |                  | [7:6]     | Not used                                                                                                                                                                                                                                                |

### Watchdog Timer

The watchdog timer operates together with or independently of the MAX16068. When operating in dependent mode, the watchdog is not activated until RESET is deasserted. When operating in independent mode, the watchdog timer activates immediately after VCC exceeds the UVLO threshold and the boot phase is complete. Set r73h[4] to '0' to configure the watchdog in dependent mode. Set r73h[4] to '1' to configure the watchdog in independent mode. See Table 16 for more information on configuring the watchdog timer in dependent or independent mode. The watchdog timer can be reset by toggling the WDI inputs (GPIO4) or by writing a '1' to r75h[5].

### Dependent Watchdog Timer Operation

Use the watchdog timer to monitor  $\mu$ P activity in two modes. Flexible timeout architecture provides an adjustable watchdog startup delay of up to 300s, allowing complicated systems to complete lengthy boot-up routines. An adjustable watchdog timeout allows the supervisor to provide quick alerts when the processor activity fails. After each reset event (V<sub>CC</sub> drops below UVLO then returns above UVLO, software reboot, manual reset ( $\overline{\text{MR}}$ ), EN input going low then high, or watchdog reset), the watchdog startup delay provides an extended time for the system to power up and fully initialize all  $\mu$ P and system components before assuming responsibility for routine watchdog updates. Set r76h[6:4] to a value other than '000' to enable the watchdog startup delay. Set r76h[6:4] to '000' to disable the watchdog startup delay.

The normal watchdog timeout period, t<sub>WDI</sub>, begins after the first transition on WDI before the conclusion of the long startup watchdog period, t<sub>WDI\_STARTUP</sub> (Figures 3 and 4). During the normal operating mode, WDO asserts if the  $\mu$ P does not toggle WDI with a valid transition (highto-low or low-to-high) within the standard timeout period, t<sub>WDI</sub>. WDO remains asserted until WDI is toggled or RESET is asserted (Figure 4).

While EN is low, the watchdog timer is in reset. The watchdog timer does not begin counting until the monitoring starts and RESET is deasserted. The watchdog timer is reset and WDO deasserts any time RESET is asserted (Figure 5). The watchdog timer is held in reset while RESET is asserted.



Figure 3. Normal Watchdog Startup Sequence



Figure 4. Watchdog Timer Operation



Figure 5. Watchdog Startup Sequence with Watchdog Reset Output Enable Bit Set to '1'

| Table | 16. | Watchdog | Configuration |
|-------|-----|----------|---------------|
|       |     |          |               |

| REGISTER<br>ADDRESS | FLASH<br>ADDRESS | BIT<br>RANGE | DESCRIPTION                                                                                                                                                                                                                                                                |
|---------------------|------------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 73h                 | 273h             | [4]          | 1 = Independent mode<br>0 = Dependent mode                                                                                                                                                                                                                                 |
|                     |                  | [7]          | 1 = Watchdog reset output enabled<br>0 = Watchdog reset output disabled                                                                                                                                                                                                    |
|                     |                  | [6:4]        | Watchdog Startup Delay<br>000 = No initial timeout<br>001 = 30s<br>010 = 40s<br>011 = 80s<br>100 = 120s<br>101 = 160s<br>110 = 220s<br>111 = 300s                                                                                                                          |
| 76h                 | 276h             | [3:0]        | Watchdog Timeout<br>0000 = Watchdog disabled<br>0001 = 1ms<br>0010 = 2ms<br>0011 = 4ms<br>0100 = 8ms<br>0101 = 14ms<br>0110 = 27ms<br>0111 = 50ms<br>1000 = 100ms<br>1001 = 200ms<br>1010 = 400ms<br>1011 = 750ms<br>1100 = 1.4s<br>1101 = 2.7s<br>1110 = 5s<br>1111 = 10s |

**MAX16068** 

The watchdog can be configured to control the RESET output as well as the WDO output. RESET asserts for the reset timeout, tRP, when the watchdog timer expires and the Watchdog Reset Output Enable bit (r76h[7]) is set to '1'. When RESET is asserted, the watchdog timer is cleared and WDO is deasserted, therefore, WDO pulses low for a short time (approximately 1µs) when the watchdog timer expires. RESET is not affected by the watchdog timer when the Watchdog Reset Output Enable bit (r76h[7]) is set to '0'. If a RESET is asserted by the watchdog timeout, the WDRESET bit is set to '1'. A connected processor can check this bit to see the reset was due to a watchdog timeout.

See Table 16 for more information on configuring watchdog functionality.

Independent Watchdog Timer Operation

When r73h[4] is '1,' the watchdog timer operates in the independent mode. In the independent mode, the watchdog timer operates as if it were a separate device. The watchdog timer is activated immediately upon V<sub>CC</sub> exceeding UVLO and once the boot-up sequence is finished. When RESET is asserted by EN being low, the watchdog timer and WDO are not affected.

There is a startup delay if r76h[6:4] is set to a value different than '000'. If r76h[6:4] is set to '000', there is not a startup delay. See Table 16 for delay times.

In independent mode, if the Watchdog Reset Output Enable bit (r76h[7]) is set to '1,' when the watchdog timer expires,  $\overline{WDO}$  asserts then RESET asserts.  $\overline{WDO}$  then deasserts.  $\overline{WDO}$  is low for approximately 1µs. If the Watchdog Reset Output Enable bit (r76h[7]) is set to '0,' when the watchdog timer expires,  $\overline{WDO}$  asserts but RESET is not affected.

### **User-Defined Register**

Register r8Ah provides storage space for a user-defined configuration or firmware version number. Note that this register controls the contents of the JTAG USERCODE register bits 7-0. The user-defined register is stored at r28Ah in the flash memory.

### **Memory Lock Bits**

Register r8Ch contains the lock bits for the configuration registers, configuration flash, user flash, and fault register lock. See Table 17 for details.

### **SMBus-Compatible Serial Interface**

The MAX16068 features an SMBus-compatible, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX16068 and the master device at clock rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The MAX16068 is a transmit/receive, slave-only device, relying upon a master device to generate a clock signal. The master device (typically a microcontroller) initiates a data transfer on the bus and generates SCL to permit that transfer.

| · · · · · · · · · · · · · · · · · · · |                  |           |                                                           |  |  |
|---------------------------------------|------------------|-----------|-----------------------------------------------------------|--|--|
| REGISTER<br>ADDRESS                   | FLASH<br>ADDRESS | BIT RANGE | DESCRIPTION                                               |  |  |
| 8Ch                                   | 28Ch             | [0]       | Configuration Register Lock<br>1 = Locked<br>0 = Unlocked |  |  |
|                                       |                  | [1]       | Flash Fault Register Lock<br>1 = Locked<br>0 = Unlocked   |  |  |
|                                       |                  | [2]       | Flash Configuration Lock<br>1 = Locked<br>0 = Unlocked    |  |  |
|                                       |                  | [3]       | User Flash Lock<br>1 = Locked<br>0 = Unlocked             |  |  |
|                                       |                  | [7.4]     | Not used                                                  |  |  |

### Table 17. Memory Lock Bits

**MAX16068** 

A master device communicates to the MAX16068 by transmitting the proper address followed by command and/or data words. The slave address input, A0, is capable of detecting four different states, allowing multiple identical devices to share the same serial bus. The slave address is described further in the *Slave Address* section. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse. SCL is a logic input, while SDA is an open-drain input/ output. SCL and SDA both require external pullup resistors to generate the logic-high voltage. Use  $4.7k\Omega$  for most applications.

**Bit Transfer** Each clock pulse transfers one data bit. The data on SDA must remain stable while SCL is high (Figure 6); otherwise, the MAX16068 registers a START or STOP condition (Figure 7) from the master. SDA and SCL idle high when the bus is not busy.

### START and STOP Conditions

A master device signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high. The master device issues a STOP condition by transitioning SDA from low to high while SCL is high. A STOP condition frees the bus for another transmission. The bus remains active if a REPEATED START condition is generated, such as in the block read protocol (see Figure 1, SMBus Timing Diagram).

### Early STOP Conditions

The MAX16068 recognizes a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition. This condition is not a legal SMBus format; at least one clock pulse must separate any START and STOP condition.

### **REPEATED START Conditions**

A REPEATED START can be sent instead of a STOP condition to maintain control of the bus during a read operation. The START and REPEATED START conditions are functionally identical.



Figure 6. Bit Transfer



Figure 7. START and STOP Conditions

### Acknowledge

The acknowledge bit (ACK) is the 9th bit attached to any 8-bit data word. The receiving device always generates an ACK. The MAX16068 generates an ACK when receiving an address or data by pulling SDA low during the 9th clock period (Figure 8). When transmitting data, such as when the master device reads data back from the MAX16068, the device waits for the master device to generate an ACK. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if the receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master can reattempt communication at a later time. The MAX16068 generates a NACK after the command byte received during a software reboot, while writing to the flash, or when receiving an illegal memory address.

### Slave Address

**MAX16068** 

Use the slave address input, A0, to allow multiple identical devices to share the same serial bus. Connect A0 to GND, DBP (or an external supply voltage greater than 2V), SCL, or SDA to set the device address on the bus. See Table 18 for a listing of all possible 7-bit addresses.

The slave address can also be set to a custom value by loading the address into register r8Bh[6:0]. See Table 19. If r8Bh[6:0] is loaded with 00h, the address is set by input A0. Do not set the address to 09h or 7Fh to avoid address conflicts. The slave address setting takes effect immediately after writing to the register.



Figure 8. Acknowledge

### Table 18. Setting the SMBus Slave Address

| SLAVE ADDRESSES |               |  |  |  |
|-----------------|---------------|--|--|--|
| A0              | SLAVE ADDRESS |  |  |  |
| 0               | 1010 100R     |  |  |  |
| 1               | 1010 101R     |  |  |  |
| SCL             | 1010 110R     |  |  |  |
| SDA             | 1010 111R     |  |  |  |

R = Read/write select bit.

