## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## MAX16932/MAX16933

## General Description

The MAX16932/MAX16933 offer two high-voltage, synchronous step-down controllers that use only $20 \mu \mathrm{~A}$ of quiescent current with no load. They operate with an input voltage supply from 3.5 V to 42 V and can operate in dropout condition by running at $95 \%$ duty cycle. The devices are intended for applications with mid- to high-power requirements and requiring two independently controlled output supplies, such as automotive applications.

The MAX16932/MAX16933 step-down controllers operate $180^{\circ}$ out-of-phase for reduced input ripple. The devices also operate with switching frequencies up to 2.2 MHz to allow use of small external components and to guarantee no AM band interference. The FSYNC input programmability enables three frequency modes for optimized performance: forced fixed-frequency operation, skip mode with ultra-low quiescent current $(20 \mu \mathrm{~A})$, and synchronization to an external clock. The devices provide a spread-spectrum option to minimize EMI interference.
The devices also feature a power-OK monitor and overvoltage and undervoltage lockout. Protection features include cycle-by-cycle current limit and thermal shutdown
The devices are available in a 28 -pin TQFN-EP package and are specified for operation over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range.

Ordering Information and Selector Guide appears at end of data sheet.

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Benefits and Features

- Meets Stringent OEM Module Power Consumption and Performance Specifications
- 20رA Quiescent Current in Skip Mode
- $\pm 1 \%$ Output-Voltage Accuracy: 5.0V/3.3V Fixed or Adjustable Between 1V and 10V
- Enables Crank-Ready Designs
- Wide Input Supply Range from 3.5 V to 36 V
- EMI Reduction Features Reduce Interference with Sensitive Radio Bands without Sacrificing Wide Input Voltage Range
- 50ns (typ) Minimum On-Time Guarantees SkipFree Operation for 3.3V Output from Car Battery at 2.2 MHz
- Spread-Spectrum Option
- Frequency-Synchronization Input
- Resistor-Programmable Frequency Between 200 kHz and 2.2 MHz
- Integration and Thermally Enhanced Packages Save Board Space and Cost
- Dual, 2 MHz Step-Down Controllers
- $180^{\circ}$ Out-of-Phase Operation
- Current-Mode Controllers with Forced-Continuous and Skip Modes
- Thermally Enhanced 28-Pin TQFN-EP Package
- Protection Features Improve System Reliability
- Supply Overvoltage and Undervoltage Lockout
- Overtemperature and Short-Circuit Protection


## Applications

POL Applications for Automotive Power
Distributed DC Power Systems
Navigation and Radio Head Units

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Absolute Maximum Ratings

| IN, EN1, EN2, TERM to PGND | -0.3 V to +42 V | LX_ to PGND_................................................-0.3V to +42V |
| :---: | :---: | :---: |
| CS1, CS2, OUT1, OUT2 to AGND. | -0.3V to +11V | PGND_ to AGND............................................-0.3V to +0.3V |
| CS1 to OUT1 | -0.2V to +0.2 V | PGOOD1, PGOOD2 to AGND..........................-0.3V to +6.0V |
| CS2 to OUT2 | -0.2V to +0.2 V | Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |
| BIAS, FSYNC, FOSC to AGND. | -0.3V to +6.0 V | TQFN (derate $28.6 \mathrm{~mW} / \mathrm{NC}$ above $+70^{\circ} \mathrm{C}$ )........... 2285.7 mW |
| COMP1, COMP2 to AGND | -0.3V to +6.0 V | Operating Temperature Range...................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| FB1, FB2, EXTVCC to AGND | -0.3V to +6.0 V | Junction Temperature Range ..................................... $+150^{\circ} \mathrm{C}$ |
| DL_ to PGND | -0.3V to +6.0 V | Storage Temperature Range ......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| BST_, to LX | -0.3V to +6.0 V | Lead Temperature (soldering, 10s) .............................. $+300^{\circ} \mathrm{C}$ |
| DH_ to LX | -0.3V to +6.0V | Soldering Temperature (reflow).................................. $+260^{\circ} \mathrm{C}$ |


#### Abstract

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect


 device reliability.
## Package Thermal Characteristics (Note 1)

TQFN
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .......... $35^{\circ} \mathrm{C} / \mathrm{W} \quad$ Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right) . . . . . . . . . . . . . . . .3^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{C}_{\text {BIAS }}=6.8 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNCHRONOUS STEP-DOWN DC-DC CONTROLLERS |  |  |  |  |  |  |
| Supply Voltage Range | $\mathrm{V}_{\text {IN }}$ | Normal operation | 3.5 |  | 36 | V |
|  |  | t < 1s |  |  | 42 |  |
| Output Overvoltage Threshold |  | FB rising (Note 3) | +10 | +15 | +20 | \% |
|  |  | FB falling | +5 | +10 | +15 |  |
| Supply Current | In | $\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{EN} 2}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 8 | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{EN} 2}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 20 |  |  |
|  |  | $\begin{aligned} & V_{\text {EN1 }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 2}=0 \mathrm{~V} ; \\ & \mathrm{V}_{\text {EXTVCC }}=5 \mathrm{~V} \text {, no switching } \end{aligned}$ |  | 30 | 40 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{EN} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{EN} 1}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EXTVCC}}=3.3 \mathrm{~V} \text {, no switching } \end{aligned}$ |  | 20 | 30 |  |
|  |  | $\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{EN} 2}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=$ $3.3 \mathrm{~V}, \mathrm{~V}_{\text {EXTVCC }}=3.3 \mathrm{~V}$, no switching |  | 25 | 40 |  |
| Buck 1 Fixed Output Voltage | Vout1 | $\mathrm{V}_{\text {FB1 }}=\mathrm{V}_{\text {BIAS }}$, PWM mode | 4.95 | 5 | 5.05 | V |
|  |  | $\mathrm{V}_{\mathrm{FB} 1}=\mathrm{V}_{\text {BIAS }}$, skip mode | 4.95 | 5 | 5.075 |  |
| Buck 2 Fixed Output Voltage | $\mathrm{V}_{\text {OUT2 }}$ | $\mathrm{V}_{\text {FB2 }}=\mathrm{V}_{\text {BIAS }}$, PWM mode | 3.234 | 3.3 | 3.366 | V |
|  |  | $\mathrm{V}_{\text {FB2 }}=\mathrm{V}_{\text {BIAS }}$, skip mode | 3.234 | 3.3 | 3.4 |  |
| Output Voltage Adjustable Range |  | Buck 1, buck 2 | 1 |  | 10 | V |

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{C}_{\text {BIAS }}=6.8 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 2)


### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{C}_{\text {BIAS }}=6.8 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGOOD1, PGOOD2 Threshold | PGOOD_H | \% of $\mathrm{V}_{\text {OUT_ }}$, rising | 85 | 90 | 95 | \% |
|  | $\mathrm{P}_{\text {GOOD }} \mathrm{F}$ | \% of $\mathrm{V}_{\text {OUT }}$, falling | 80 | 85 | 90 |  |
| PGOOD1, PGOOD2 Leakage Current |  | $\mathrm{V}_{\text {PGOOD } 1,2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| PGOOD1, PGOOD2 Startup Delay Time |  | Buck 1 and buck 2 after soft-start is complete |  | 64 |  | Cycles |
| PGOOD1, PGOOD2 Debounce Time |  | Fault detection | 8 | 20 | 50 | $\mu \mathrm{s}$ |
| INTERNAL LDO: BIAS |  |  |  |  |  |  |
| Internal BIAS Voltage |  | $\mathrm{V}_{\text {IN }}>6 \mathrm{~V}$ | 4.75 | 5 | 5.25 | V |
| BIAS UVLO Threshold |  | $\mathrm{V}_{\text {BIAS }}$ rising |  | 3.1 | 3.4 | V |
|  |  | $V_{\text {BIAS }}$ falling | 2.7 | 2.9 |  |  |
| Hysteresis |  |  |  | 0.2 |  | V |
| External $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {TH,EXTVCC }}$ | EXTVCC rising, HYST $=110 \mathrm{mV}$ |  | 3.0 | 3.2 | V |
| THERMAL OVERLOAD |  |  |  |  |  |  |
| Thermal Shutdown Temperature |  | (Note 4) |  | +170 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  | (Note 4) |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| EN LOGIC INPUT |  |  |  |  |  |  |
| High Threshold |  |  | 1.8 |  |  | V |
| Low Threshold |  |  |  |  | 0.8 | V |
| Input Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |

Note 2: Limits are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: Overvoltage protection is detected at the FB1/FB2 pins. If the feedback voltage reaches overvoltage threshold of FB1/FB2 + $15 \%$ (typ), the corresponding controller stops switching. The controllers resume switching once the output drops below FB1/ FB2 + 10\% (typ).
Note 4: Guaranteed by design; not production tested.

Typical Operating Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


FULL LOAD STARTUP SEQUENCE



BUCK2 EFFICIENCY


Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)






SPECTRAL ENERGY DENSITY
vs. FREQUENCY



## Pin Description

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | LX1 | Inductor Connection for Buck 1. Connect LX1 to the switched side of the inductor. LX1 serves as the <br> lower supply rail for the DH1 high-side gate drive. |
| 2 | DL1 | Low-Side Gate Drive Output for Buck 1. DL1 output voltage swings from VPGND1 to VBIAS. |
| 3 | PGND1 | Power Ground for Buck 1 |
| 4 | CS1 | Positive Current-Sense Input for Buck 1. Connect CS1 to the positive terminal of the current-sense <br> resistor. See the Current Limiting and Current-Sense Inputs and Current-Sense Measurement <br> sections. |
| 5 | OUT1 | Output Sense and Negative Current-Sense Input for Buck 1. When using the internal preset 5V <br> feedback divider (FB1 = BIAS), the buck uses OUT1 to sense the output voltage. Connect OUT1 to <br> the negative terminal of the current-sense resistor. See the Current Limiting and Current-Sense Inputs <br> and Current-Sense Measurement sections. |
| 6 | FB1 | Feedback Input for Buck 1. Connect FB1 to BIAS for the 5V fixed output or to a resistive divider <br> between OUT1 and GND to adjust the output voltage between 1V and 10V. In adjustable mode, <br> FB1 regulates to 1V (typ). See the Setting the Output Voltage in Buck Converters section. |
| 7 | COMP1 | Buck 1 Error-Amplifier Output. Connect an RC network to COMP1 to compensate buck 1. |
| 8 | BIAS | 5V Internal Linear Regulator Output. Bypass BIAS to GND with a low-ESR ceramic capacitor of 6.8 <br> minimum value. BIAS provides the power to the internal circuitry and external loads. See the Fixed 5V |
| 9 | AGND | Sinear Regulator (BIAS) section. |
| Signal Ground for IC |  |  |

## Pin Description (continued)

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 10 | EXTVCC | 3.1 V to 5.2V Input to the Switchover Comparator |
| 11 | IN | Supply Input. Bypass IN with sufficient capacitance to supply the two out-of-phase buck converters. |
| 12 | PGOOD1 | Open-Drain Power-Good Output for Buck 1. PGOOD1 is low if OUT1 is more than $15 \%$ (typ) below the normal regulation point. PGOOD1 asserts low during soft-start and in shutdown. PGOOD1 becomes high impedance when OUT1 is in regulation. To obtain a logic signal, pullup PGOOD1 with an external resistor connected to a positive voltage lower than 5.5 V . Place a minimum of $100 \Omega$ ( $\mathrm{RPGOOD1}^{\text {) }}$ ) in series with PGOOD1. See the Voltage Monitoring section for details. |
| 13 | PGOOD2 | Open-Drain Power-Good Output for Buck 2. PGOOD2 is low if OUT2 is more than $15 \%$ (typ) below the normal regulation point. PGOOD2 asserts low during soft-start and in shutdown. PGOOD2 becomes high impedance when OUT2 is in regulation. To obtain a logic signal, pullup PGOOD2 with an external resistor connected to a positive voltage lower than 5.5 V . |
| 14 | FSYNC | External Clock Synchronization Input. Synchronization to the controller operating frequency ratio is 1. Keep fSYNC a minimum of $10 \%$ greater than the maximum internal switching frequency for stable operation. See the Switching Frequency/External Synchronization section. |
| 15 | FOSC | Frequency Setting Input. Connect a resistor from FOSC to AGND to set the switching frequency of the DC-DC converters. |
| 16 | COMP2 | Buck 2 Error Amplifier Output. Connect an RC network to COMP2 to compensate buck 2. |
| 17 | FB2 | Feedback Input for Buck 2. Connect FB2 to BIAS for the 3.3V fixed output or to a resistive divider between OUT2 and GND to adjust the output voltage between 1V and 10V. In adjustable mode, FB2 regulates to 1V (typ). See the Setting the Output Voltage in Buck Converters section. |
| 18 | OUT2 | Output Sense and Negative Current-Sense Input for Buck 2. When using the internal preset 3.3V feedback-divider (FB2 = BIAS), the buck uses OUT2 to sense the output voltage. Connect OUT2 to the negative terminal of the current-sense resistor. See the Current Limiting and Current-Sense Inputs and Current-Sense Measurement sections. |
| 19 | CS2 | Positive Current-Sense Input for Buck 2. Connect CS2 to the positive terminal of the current-sense resistor. See the Current Limiting and Current-Sense Inputs and Current-Sense Measurement sections. |
| 20 | PGND2 | Power Ground for Buck 2 |
| 21 | DL2 | Low-Side Gate Drive Output for Buck 2. DL2 output voltage swings from $\mathrm{V}_{\text {PGND2 }}$ to $\mathrm{V}_{\text {BIAS }}$. |
| 22 | LX2 | Inductor Connection for Buck 2. Connect LX2 to the switched side of the inductor. LX2 serves as the lower supply rail for the DH2 high-side gate drive. |
| 23 | DH2 | High-Side Gate Drive Output for Buck 2. DH2 output voltage swings from $\mathrm{V}_{\text {LX2 }}$ to $\mathrm{V}_{\text {BST2 }}$. |
| 24 | BST2 | Boost Capacitor Connection for High-Side Gate Voltage of Buck 2. Connect a high-voltage diode between BIAS and BST2. Connect a ceramic capacitor between BST2 and LX2. See the High-Side Gate-Driver Supply (BST_) section. |
| 25 | EN2 | High-Voltage Tolerant, Active-High Digital Enable Input for Buck 2. Driving EN2 high enables buck 2. |
| 26 | EN1 | High-Voltage Tolerant, Active-High Digital Enable Input for Buck 1. Driving EN1 high enables buck 1. |

## Pin Description (continued)

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 27 | BST1 | Boost Capacitor Connection for High-Side Gate Voltage of Buck 1. Connect a high-voltage diode <br> between BIAS and BST1. Connect a ceramic capacitor between BST1 and LX1. See the High-Side <br> Gate-Driver Supply (BST_) section. |
| 28 | DH1 | High-Side Gate-Drive Output for Buck 1. DH1 output voltage swings from VLX1 to V VST1. |
| - | EP | Exposed Pad. Connect the exposed pad to ground. Connecting the exposed pad to ground does not <br> remove the requirement for proper ground connections to PGND1, PGND2, and AGND. The exposed <br> pad is attached with epoxy to the substrate of the die, making it an excellent path to remove heat from <br> the IC. |

## Detailed Description

The MAX16932/MAX16933 are automotive-rated dualoutput switching power supplies. These devices integrate two synchronous step-down controllers and can provide two independent controlled power rails as follows:

- A buck controller with a fixed 5 V output voltage or an adjustable 1 V to 10 V output voltage.
- A buck controller with a fixed 3.3 V output voltage or an adjustable 1 V to 10 V output voltage.
The two buck controllers can each provide up to 10A output current and are independently controllable.
EN1 and EN2 enable the respective buck controllers. Connect EN1 and EN2 directly to $\mathrm{V}_{\mathrm{BAT}}$, or to powersupply sequencing logic.
In skip mode, with no load and only buck 2 active, the total supply current is reduced to $20 \mu \mathrm{~A}$ (typ). When both controllers are disabled, the total current drawn is further reduced to $8 \mu \mathrm{~A}$ (typ).


## Fixed 5V Linear Regulator (BIAS)

The internal circuitry of the MAX16932/MAX16933 requires a 5 V bias supply. An internal 5 V linear regulator (BIAS) generates this bias supply. Bypass BIAS with a $6.8 \mu \mathrm{~F}$ or greater ceramic capacitor to guarantee stability under the full-load condition.
The internal linear regulator can source up to 100 mA (150mA under EXTVCC switchover, see the EXTVCC Switchover section). Use the following equation to estimate the internal current requirements for the MAX16932/ MAX16933:

$$
I_{\mathrm{BIAS}}=\mathrm{I}_{\mathrm{CC}}+\mathrm{f}_{\mathrm{SW}}\left(\mathrm{Q}_{\mathrm{G}} \mathrm{DH}_{1}+\mathrm{Q}_{\mathrm{G}} \mathrm{DL} 1+\right.
$$

$$
\left.Q_{G \_D H 2}+Q_{G_{-} D L 2}\right)=10 \mathrm{~mA} \text { to } 50 \mathrm{~mA}(\text { typ })
$$

where $I_{C C}$ is the internal supply current, 5 mA (typ), fSW is the switching frequency, and $Q_{G_{-}}$is the MOSFET's total gate charge (specification limits at $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ ). To minimize the internal power dissipation, bypass BIAS to an external 5 V rail.

## EXTVCC Switchover

The internal linear regulator can be bypassed by connecting an external supply ( 3 V to 5.2 V ) or the output of one of the buck converters to EXTVCC. BIAS internally switches to EXTVCC and the internal linear regulator turns off. This configuration has several advantages:

- It reduces the internal power dissipation of the MAX16932/MAX16933.
- The low-load efficiency improves as the internal supply current gets scaled down proportionally to the duty cycle.
If $\mathrm{V}_{\text {EXTVCC }}$ drops below $\mathrm{V}_{\text {TH,EXTVCC }}=3 \mathrm{~V}$ (min), the internal regulator enables and switches back to BIAS.


## Undervoltage Lockout (UVLO)

The BIAS input undervoltage lockout (UVLO) circuitry inhibits switching if the 5 V bias supply (BIAS) is below its 2.9 V (typ) UVLO falling threshold. Once the 5 V bias supply (BIAS) rises above its UVLO rising threshold and EN1 and EN2 enable the buck controllers, the controllers start switching and the output voltages begin to ramp up using soft-start.

# 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current 

## Buck Controllers

The MAX16932/MAX16933 provide two buck controllers with synchronous rectification. The step-down controllers use a PWM, current-mode control scheme. External logic-level MOSFETs allow for optimized load-current design. Fixed-frequency operation with optimal interleaving minimizes input ripple current from the minimum to the maximum input voltages. Output-current sensing provides an accurate current limit with a sense resistor or power dissipation can be reduced using lossless current sensing across the inductor.

## Soft-Start

Once a buck converter is enabled by driving the corresponding EN_high, the soft-start circuitry gradually ramps up the reference voltage during soft-start time (tSSTART $=6 \mathrm{~ms}$ (typ)) to reduce the input surge currents during startup. Before the device can begin the soft-start, the following conditions must be met:

1) $V_{\text {BIAS }}$ exceeds the 3.4 V (max) undervoltage-lockout threshold.
2) $V_{E N}$ is logic-high.

## Switching Frequency/External Synchronization

The MAX16932 provides an internal oscillator adjustable from 1 MHz to 2.2 MHz . The MAX16933 provides an internal oscillator adjustable from 200 kHz to 1 MHz . High-frequency operation optimizes the application for the smallest component size, trading off efficiency to higher switching losses. Low-frequency operation offers the best overall efficiency at the expense of component size and board space. To set the switching frequency, connect a resistor RFOSC from FOSC to AGND. See TOC8 and TOC9 (Switching Frequency vs. RFOSC) in the Typical Operating Characteristics to determine the relationship between switching frequency and RFOSC.
Buck 1 is synchronized with the internal clock-signal rising edge, while buck 2 is synchronized with the clock-signal falling edge.
The devices can be synchronized to an external clock by connecting the external clock signal to FSYNC. A rising edge on FSYNC resets the internal clock. Keep the FSYNC frequency between $110 \%$ and $150 \%$ of the internal frequency. The FSYNC signal should have a $50 \%$ duty cycle.

## Light-Load Efficiency Skip Mode (VFSYNC = OV)

Drive FSYNC low to enable skip mode. In skip mode, the devices stop switching until the FB voltage drops below the reference voltage. Once the FB voltage has dropped below the reference voltage, the devices begin switching until the inductor current reaches $20 \%$ (skip threshold) of the maximum current defined by the inductor DCR or output shunt resistor.

## Forced-PWM Mode (V $\mathrm{V}_{\text {FYNC }}=$ High $)$

Driving FSYNC high prevents the devices from entering skip mode by disabling the zero-crossing detection of the inductor current. This forces the low-side gate-driver waveform to constantly be the complement of the highside gate-drive waveform, so the inductor current reverses at light loads and discharges the output capacitor. The benefit of forced PWM mode is to keep the switching frequency constant under all load conditions. However, forced-frequency operation diverts a considerable amount of the output current to PGND, reducing the efficiency under light-load conditions.
Forced-PWM mode is useful for improving load-transient response and eliminating unknown frequency harmonics that may interfere with AM radio bands.

## Spread Spectrum

The MAX16932CATIS, MAX16932CATIU, and MAX16933CATIS feature enhanced EMI performance. They perform $\pm 6 \%$ dithering of the switching frequency to reduce peak emission noise at the clock frequency and its harmonics, making it easier to meet stringent emission limits.
When using an external clock source (i.e., driving the FSYNC input with an external clock), spread spectrum is disabled.

## Buck 2 Switching Frequency

For the MAX16932ATIT and MAX16932CATIU, the switching frequency of buck 2 is set to $1 / 2$ of fSW (buck 1 switching frequency). When using these devices, the external components of buck 2 should be sized to account for the reduced switching frequency (see the Design Procedure section).

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## MOSFET Gate Drivers (DH_ and DL_)

The DH_ high-side n-channel MOSFET drivers are powered from capacitors at BST_ while the low-side drivers (DL_) are powered by the 5 V linear regulator (BIAS). On each channel, a shoot-through protection circuit monitors the gate-to-source voltage of the external MOSFETs to prevent a MOSFET from turning on until the complementary switch is fully off. There must be a low-resistance, low-inductance path from the DL_ and DH_drivers to the MOSFET gates for the protection circuits to work properly. Follow the instructions listed to provide the necessary lowresistance and low-inductance path:

- Use very short, wide traces ( 50 mils to 100 mils wide if the MOSFET is 1 in from the driver).
It may be necessary to decrease the slew rate for the gate drivers to reduce switching noise or to compensate for low-gate charge capacitors. For the low-side drivers, use gate capacitors in the range of 1 nF to 5 nF from $\mathrm{DL}_{-}$ to GND. For the high-side drivers, connect a small $5 \Omega$ to $10 \Omega$ resistor between BST_ and the bootstrap capacitor.
Note: Gate drivers must be protected during shutdown, at the absence of the supply voltage $\left(\mathrm{V}_{\mathrm{BIAS}}=0 \mathrm{~V}\right)$ when the gate is pulled high either capacitively or by the leakage path on the PCB. Therefore, external gate pulldown resistors are needed, to prevent making a direct path from $V_{B A T}$ to GND.


## High-Side Gate-Driver Supply (BST_)

The high-side MOSFET is turned on by closing an internal switch between BST_ and DH_ and transferring the bootstrap capacitor's (at BST_) charge to the gate of the high-side MOSFET. This charge refreshes when the highside MOSFET turns off and the LX_ voltage drops down to ground potential, taking the negative terminal of the capacitor to the same potential. At this time the bootstrap diode recharges the positive terminal of the bootstrap capacitor.
The selected n-channel high-side MOSFET determines the appropriate boost capacitance values ( $\mathrm{C}_{\mathrm{BST}}$ _ in the Typical Operating Circuit) according to the following equation:

$$
\mathrm{C}_{\mathrm{BST}_{-}}=\frac{\mathrm{Q}_{\mathrm{G}}}{\Delta \mathrm{~V}_{\mathrm{BST}_{-}}}
$$

where $Q_{G}$ is the total gate charge of the high-side MOSFET and $\Delta \mathrm{V}_{\mathrm{BST}}$ is the voltage variation allowed on the high-side MOSFET driver after turn-on. Choose $\Delta \mathrm{V}_{\mathrm{BST}}$ _ such that the available gate-drive voltage is not significāntly degraded (e.g., $\Delta \mathrm{V}_{\mathrm{BST}_{-}}=100 \mathrm{mV}$ to 300 mV ) when determining $\mathrm{C}_{\mathrm{BS}} \mathrm{T}_{-}$.

The boost capacitor should be a low-ESR ceramic capacitor. A minimum value of 100 nF works in most cases.

## Current Limiting and Current-Sense Inputs (OUT_ and CS_)

The current-limit circuit uses differential current-sense inputs (OUT_ and CS_) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold ( $\mathrm{V}_{\text {LIMIT1,2 }}=80 \mathrm{mV}$ (typ)), the PWM controller turns off the high-side MOSFET. The actual maximum load current is less than the peak current-limit threshold by an amount equal to half of the inductor ripple current. Therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle (VOUT_/VIN).
For the most accurate current sensing, use a currentsense shunt resistor ( $\mathrm{R}_{\mathrm{SH}}$ ) between the inductor and the output capacitor. Connect CS_ to the inductor side of $\mathrm{R}_{\mathrm{SH}}$ and OUT_ to the capacitor side. Dimension RSH such that the maximum inductor current (IL,MAX $=l_{\text {LOAD }} \mathrm{MAX}^{+1 / 2}$ $I_{\text {RIPPLE,PP }}$ ) induces a voltage of $\mathrm{V}_{\text {LIMIT1,2 }}$ across $\mathrm{R}_{\mathrm{SH}}$ including all tolerances.
For higher efficiency, the current can also be measured directly across the inductor. This method could cause up to $30 \%$ error over the entire temperature range and requires a filter network in the current-sense circuit. See the Current-Sense Measurement section.

## Voltage Monitoring (PGOOD_)

The MAX16932/MAX16933 include several power monitoring signals to facilitate power-supply sequencing and supervision. PGOOD_can be used to enable circuits that are supplied by the corresponding voltage rail, or to turn on subsequent supplies.
Each PGOOD_ goes high (high impedance) when the corresponding regulator output voltage is in regulation. Each PGOOD_goes low when the corresponding regulator output voltage drops below 15\% (typ) or rises above $15 \%$ (typ) of its nominal regulated voltage. Connect a $10 \mathrm{k} \Omega$ (typ) pullup resistor from PGOOD_ to the relevant logic rail to level-shift the signal.
PGOOD_ asserts low during soft-start, soft-discharge, and when either buck converter is disabled (either EN1 or EN2 is low).
To ensure latchup immunity on the PGOOD1 pin, in compliance with the AEC-Q100 guidelines, a minimum resistance of $100 \Omega$ should be placed between the PGOOD1 pin and any other external components. All other pins are compliant with no additional external components.

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Thermal-Overload, Overcurrent, and Overvoltage and Undervoltage Behavior

## Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the devices. When the junction temperature exceeds $+170^{\circ} \mathrm{C}$, an internal thermal sensor shuts down the devices, allowing them to cool. The thermal sensor turns on the devices again after the junction temperature cools by $20^{\circ} \mathrm{C}$.

## Overcurrent Protection

If the inductor current in the MAX16932/MAX16933 exceeds the maximum current limit programmed at CS_ and OUT_, the respective driver turns off. In an overcurrent mode, this results in shorter and shorter high-side pulses.

A hard short results in a minimum on-time pulse every clock cycle. Choose the components so they can withstand the short-circuit current if required.

## Overvoltage Protection

The devices limit the output voltage of the buck converters by turning off the high-side gate driver at approximately $115 \%$ of the regulated output voltage. The output voltage needs to come back in regulation before the high-side gate driver starts switching again.

## Design Procedure

## Buck Converter Design Procedure

## Effective Input Voltage Range in Buck Converters

Although the MAX16932/MAX16933 can operate from input supplies up to 36 V ( 42 V transients) and regulate down to 1 V , the minimum voltage conversion ratio ( $\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}$ ) might be limited by the minimum controllable on-time. For proper fixed-frequency PWM operation and optimal efficiency, buck 1 and buck 2 should operate in continuous conduction during normal operating conditions. For continuous conduction, set the voltage conversion ratio as follows:

$$
\frac{V_{\mathrm{OUT}}}{V_{\text {IN }}}>\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})} \times \mathrm{f}_{\mathrm{SW}}
$$

where $\mathrm{t}_{\mathrm{ON}}$ (MIN) is 50 ns (typ) and fSW is the switching frequency in Hz . If the desired voltage conversion does not meet the above condition, pulse skipping occurs to decrease the effective duty cycle. Decrease the switching frequency if constant switching frequency is required. The same is true for the maximum voltage conversion ratio.
The maximum voltage conversion ratio is limited by the maximum duty cycle (95\%).

$$
\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {DROP }}}<0.95
$$

where $V_{\text {DROP }}=I_{\text {OUT }}\left(R_{O N, H S}+R_{D C R}\right)$ is the sum of the parasitic voltage drops in the high-side path and fSW is the programmed switching frequency. During low drop operation, the devices reduce fsw to $25 \%$ (max) of the programmed frequency. In practice, the above condition should be met with adequate margin for good load-transient response.

## Setting the Output Voltage in Buck Converters

Connect FB1 and FB2 to BIAS to enable the fixed buck controller output voltages ( 5 V and 3.3 V ) set by a preset internal resistive voltage-divider connected between the output (OUT_) and AGND. To externally adjust the output voltage between 1 V and 10 V , connect a resistive divider from the output (OUT_) to FB_ to AGND (see the Typical Operating Circuit). Calculate RFB_1 1 and $\mathrm{R}_{\mathrm{FB}}$ _2 with the following equation:

$$
\mathrm{R}_{\mathrm{FB}_{-} 1}=\mathrm{R}_{\mathrm{FB}_{-} 2}\left[\left(\frac{\mathrm{~V}_{\mathrm{OUT}_{-}}}{\mathrm{V}_{\mathrm{FB}_{-}}}\right)-1\right]
$$

where $\mathrm{VFB}_{-}=1 \mathrm{~V}$ (typ) (see the Electrical Characteristics table).
DC output accuracy specifications in the Electrical Characteristics table refer to the error comparator's threshold, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ (typ). When the inductor conducts continuously, the devices regulate the peak of the output ripple, so the actual DC output voltage is lower than the slopecompensated trip level by $50 \%$ of the output ripple voltage.
In discontinuous conduction mode (skip or STDBY active and IOUT < I LOAD(SKIP) ), the devices regulate the valley of the output ripple, so the output voltage has a DC regulation level higher than the error-comparator threshold.

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Inductor Selection in Buck Converters

Three key inductor parameters must be specified for operation with the MAX16932/MAX16933: inductance value (L), inductor saturation current (ISAT), and DC resistance $\left(R_{D C R}\right)$. To determine the optimum inductance, knowing the typical duty cycle (D) is important.

$$
\mathrm{D}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}} \text { ORD }=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}-\mathrm{I}_{\mathrm{OUT}}\left(R_{\mathrm{DS}(\mathrm{ON})}+\mathrm{R}_{\mathrm{DCR}}\right)}
$$

if the $R_{D C R}$ of the inductor and $R_{D S(O N)}$ of the MOSFET are available with $\mathrm{V}_{\text {IN }}=\left(\mathrm{V}_{\text {BAT }}-\mathrm{V}_{\text {DIODE }}\right)$. All values should be typical to optimize the design for normal operation.

## Inductance

The exact inductor value is not critical and can be adjusted in order to make trade-offs among size, cost, efficiency, and transient response requirements.

- Lower inductor values increase LIR, which minimizes size and cost and improves transient response at the cost of reduced efficiency due to higher peak currents.
- Higher inductance values decrease LIR, which increases efficiency by reducing the RMS current at the cost of requiring larger output capacitors to meet load-transient specifications.
The ratio of the inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good initial value is a $30 \%$ peak-to-peak ripple current to averagecurrent ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$
L[\mu H]=\frac{\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times D}{f_{S W}[M H z] \times I_{O U T} \times L I R}
$$

where $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$, and $I_{\text {OUT }}$ are typical values (so that efficiency is optimum for typical conditions).

## Peak Inductor Current

Inductors are rated for maximum saturation current. The maximum inductor current equals the maximum load current in addition to half of the peak-to-peak ripple current:

$$
\mathrm{I}_{\mathrm{PEAK}}=\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}+\frac{\Delta \mathrm{I}_{\mathrm{INDUCTOR}}}{2}
$$

For the selected inductance value, the actual peak-to-peak inductor ripple current ( $\Delta l_{\text {INDUCTOR }}$ ) is calculated as:

$$
\Delta \mathrm{l}_{\text {INDUCTOR }}=\frac{\mathrm{V}_{\mathrm{OUT}}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{V}_{\mathrm{IN}} \times \mathrm{f}_{\mathrm{SW}} \times \mathrm{L}}
$$

where $\Delta l_{\text {INDUCTOR }}$ is in $m A, L$ is in $\mu H$, and fsw is in $k H z$. Once the peak current and the inductance are known, the inductor can be selected. The saturation current should be larger than IPEAK or at least in a range where the inductance does not degrade significantly. The MOSFETs are required to handle the same range of current without dissipating too much power.

## MOSFET Selection in Buck Converters

Each step-down controller drives two external logic-level n-channel MOSFETs as the circuit switch elements. The key selection parameters to choose these MOSFETs include the items in the following sections.

## Threshold Voltage

All four n-channel MOSFETs must be a logic-level type with guaranteed on-resistance specifications at $\mathrm{V}_{\mathrm{GS}}=$ 4.5 V . If the internal regulator is bypassed (for example: $V_{\text {EXTVCC }}=3.3 \mathrm{~V}$ ), then the n-channel MOSFETS should be chosen to have guaranteed on-resistance at that gate-to-source voltage.

## Maximum Drain-to-Source Voltage (VDS(MAX))

All MOSFETs must be chosen with an appropriate $\mathrm{V}_{\mathrm{DS}}$ rating to handle all $\mathrm{V}_{\mathrm{IN}}$ voltage conditions.

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Current Capability

The n-channel MOSFETs must deliver the average current to the load and the peak current during switching. Choose MOSFETs with the appropriate average current at $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{EXTV}} \mathrm{CC}$ when the internal linear regulator is bypassed. For load currents below approximately 3A, dual MOSFETs in a single package can be an economical solution. To reduce switching noise for smaller MOSFETs, use a series resistor in the BST_ path and additional gate capacitance. Contact the factory for guidance using gate resistors.

## Current-Sense Measurement

For the best current-sense accuracy and overcurrent protection, use a $\pm 1 \%$ tolerance current-
sense resistor between the inductor and output as shown in Figure 1A. This configuration constantly monitors the inductor current, allowing accurate current-limit protection. Use low-inductance currentsense resistors for accurate measurement.
Alternatively, high-power applications that do not require highly accurate current-limit protection can reduce the overall power dissipation by connecting a series RC circuit across the inductor (Figure 1B) with an equivalent time constant:

$$
\mathrm{R}_{\mathrm{CSHL}}=\left(\frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}\right) \mathrm{R}_{\mathrm{DCR}}
$$



Figure 1. Current-Sense Configurations

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

and:

$$
\mathrm{R}_{\mathrm{DCR}}=\frac{\mathrm{L}}{\mathrm{C}_{\mathrm{EQ}}}\left(\frac{1}{\mathrm{R} 1}+\frac{1}{\mathrm{R} 2}\right)
$$

where $\mathrm{R}_{\mathrm{CSHL}}$ is the required current-sense resistor and $R_{D C R}$ is the inductor's series DC resistor. Use the inductance and $R_{D C R}$ values provided by the inductor manufacturer.
Carefully observe the PCB layout guidelines to ensure the noise and DC errors do no corrupt the differential currentsense signals seen by CS_ and OUT_. Place the sense resistor close to the devices with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.

## Input Capacitor in Buck Converters

The discontinuous input current of the buck converter causes large input ripple currents and therefore the input capacitor must be carefully chosen to withstand the input ripple current and keep the input voltage ripple within design requirements. The $180^{\circ}$ ripple phase operation increases the frequency of the input capacitor ripple current to twice the individual converter switching frequency. When using ripple phasing, the worst-case input capacitor ripple current is when the converter with the highest output current is on.
The input voltage ripple is composed of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{E S R}$ (caused by the ESR of the input capacitor). The total voltage ripple is the sum of $\Delta V_{Q}$ and $\Delta V_{E S R}$ that peaks at the end of an on-cycle. Calculate the input capacitance and ESR required for a specific ripple using the following equation:

$$
\begin{aligned}
& \operatorname{ESR}[\Omega]=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\left(\operatorname{lOAD}(\mathrm{MAX})+\frac{\Delta \mathrm{l}_{\mathrm{P}-\mathrm{P}}}{2}\right)} \\
& \mathrm{C}_{\mathrm{IN}}[\mu \mathrm{~F}]=\frac{\operatorname{IOAD}(\mathrm{MAX}) \times\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)}{\left(\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{ff}_{\mathrm{SW}}\right)}
\end{aligned}
$$

where:

$$
\Delta_{\mathrm{P}-\mathrm{P}}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \times \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times f_{\text {SW }} \times \mathrm{L}}
$$

$\mathrm{ILOAD}_{\mathrm{LMAX}}$ is the maximum output current in $\mathrm{A}, \Delta \mathrm{I}_{\mathrm{P}-\mathrm{P}}$ is the peak-to-peak inductor current in A, fSW is the switching frequency in MHz , and L is the inductor value in $\mu \mathrm{H}$.

The internal 5 V linear regulator (BIAS) includes an output UVLO with hysteresis to avoid unintentional chattering during turn-on. Use additional bulk capacitance if the input source impedance is high. At lower input voltage, additional input capacitance helps avoid possible undershoot below the undervoltage lockout threshold during transient loading.

## Output Capacitor in Buck Converters

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. The capacitor is usually selected by ESR and the voltage rating rather than by capacitance value.
When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent $V_{S A G}$ and $V_{\text {SOAR }}$ from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the Transient Considerations section). However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability.
The total voltage sag ( $\mathrm{V}_{\mathrm{SAG}}$ ) can be calculated as follows:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{SAG}}= & \frac{\mathrm{L}\left(\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2}}{2 \mathrm{C}_{\mathrm{OUT}}\left(\left(\mathrm{~V}_{\text {IN }} \times \mathrm{D}_{\mathrm{MAX}}\right)-\mathrm{V}_{\mathrm{OUT}}\right)} \\
& +\frac{\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}(\mathrm{t}-\Delta \mathrm{t})}{\mathrm{C}_{\mathrm{OUT}}}
\end{aligned}
$$

The amount of overshoot (VSOAR) during a full-load to no-load transient due to stored inductor energy can be calculated as:

$$
\mathrm{V}_{\mathrm{SOAR}} \approx \frac{\left(\Delta \mathrm{~L}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2} \mathrm{~L}}{2 \mathrm{C}_{\mathrm{OUT}} \mathrm{~V}_{\mathrm{OUT}}}
$$

## ESR Considerations

The output filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output voltage ripple. So the output capacitor's size depends on the maximum ESR required to meet the output-voltage ripple ( $\mathrm{V}_{\mathrm{RIPPLE}(\mathrm{P}-\mathrm{P})}$ ) specifications:

$$
\mathrm{V}_{\mathrm{RIPPLE}(P-P)}=E S R \times \mathrm{I}_{\operatorname{LOAD}(\mathrm{MAX})} \times \operatorname{LIR}
$$

In standby mode, the inductor current becomes discontinuous, with peak currents set by the idle-mode current-sense threshold ( $\mathrm{V}_{\mathrm{CS}, \text { SKIP }}=26 \mathrm{mV}$ (typ)).

## Transient Considerations

The output capacitor must be large enough to absorb the inductor energy while transitioning from no-load to full-load condition without tripping the overvoltage fault protection. The total output voltage sag is the sum of the voltage sag while the inductor is ramping up and the voltage sag before the next pulse can occur. Therefore:

$$
\begin{aligned}
\mathrm{C}_{\mathrm{OUT}}= & \frac{\mathrm{L}\left(\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2}}{2 \mathrm{~V}_{\mathrm{SAG}}\left(\mathrm{~V}_{\mathrm{IN}} \times \mathrm{D}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{OUT}}\right)} \\
& +\frac{\Delta \mathrm{l}_{\mathrm{LOAD}(\mathrm{MAX})}(\mathrm{t}-\Delta \mathrm{t})}{\mathrm{V}_{\mathrm{SAG}}}
\end{aligned}
$$

where $\mathrm{D}_{\text {MAX }}$ is the maximum duty factor (approximately $95 \%$ ), $L$ is the inductor value in $\mu \mathrm{H}, \mathrm{C}_{\text {OUT }}$ is the output capacitor value in $\mu \mathrm{F}$, t is the switching period ( $1 / \mathrm{f} \mathrm{SW}$ ) in $\mu \mathrm{s}$, and $\Delta \mathrm{t}$ equals $\left(\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}\right) \times \mathrm{t}$.
The MAX16932/MAX16933 use a peak current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor, so the controller uses the voltage drop across the DC resistance of the inductor or the alternate series currentsense resistor to measure the inductor current. Currentmode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltage-mode control. A single series resistor $\left(R_{C}\right)$ and capacitor $\left(C_{C}\right)$ is all that is required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (see Figure 2). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a non-ceramic output capacitor loop, add another compensation capacitor $\left(C_{F}\right)$ from COMP to AGND to cancel this ESR zero.
The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier as shown in Figure 2. The power modulator has a DC gain set by $g_{m c} \times R_{\text {LOAD }}$, with a pole and zero pair set by RLOAD, the output capacitor (COUT), and its ESR. The loop response is set by the following equations:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{dc})}=\mathrm{g}_{\mathrm{mc}} \times \mathrm{R}_{\mathrm{LOAD}}
$$



Figure 2. Compensation Network
where $R_{\text {LOAD }}=V_{\text {OUT }} / l_{\text {LOUT }}(M A X)$ in $\Omega$ and $g_{m c}=1 /\left(A_{V}\right.$ CS $\left.x R_{D C}\right)$ in $S . A_{V} C S$ is the voltage gain of the current-sense amplifier and is typically $11 \mathrm{~V} / \mathrm{V}$. $\mathrm{R}_{\mathrm{DC}}$ is the DC resistance of the inductor or the current-sense resistor in $\Omega$.
In a current-mode step-down converter, the output capacitor and the load resistance introduce a pole at the following frequency:

$$
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{LOAD}}}
$$

The unity gain frequency of the power stage is set by Cout and $\mathrm{gmc}_{\mathrm{mc}}$ :

$$
\mathrm{f}_{\text {UGAINpMOD }}=\frac{\mathrm{g}_{\mathrm{mc}}}{2 \pi \times \mathrm{C}_{\mathrm{OUT}}}
$$

The output capacitor and its ESR also introduce a zero at:

$$
\mathrm{f}_{\mathrm{ZMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

When COUT is composed of " n " identical capacitors in parallel, the resulting COUT $=n x C_{O U T}(E A C H)$, and ESR $=$ $\mathrm{ESR}_{(\mathrm{EACH})} / \mathrm{n}$. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.
The feedback voltage-divider has a gain of GAIN $\mathrm{FBB}=$ $\mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\text {OUT }}$, where $\mathrm{V}_{\mathrm{FB}}$ is 1 V (typ).

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

The transconductance error amplifier has a DC gain of $\operatorname{GAIN}_{E A(D C)}=g_{m, E A} \times R_{O U T, E A}$, where $g_{m, E A}$ is the error amplifier transconductance, which is $1200 \mu \mathrm{~S}$ (typ), and ROUT,EA is the output resistance of the error amplifier, which is $30 \mathrm{M} \Omega$ (typ) (see the Electrical Characteristics table.)

A dominant pole ( $\mathrm{f}_{\mathrm{dpEA}}$ ) is set by the compensation capacitor ( $\mathrm{C}_{\mathrm{C}}$ ) and the amplifier output resistance (Rout,EA). A zero (fZEA) is set by the compensation resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ and the compensation capacitor ( $\left.\mathrm{C}_{\mathrm{C}}\right)$. There is an optional pole (fPEA) set by $\mathrm{C}_{F}$ and $\mathrm{R}_{\mathrm{C}}$ to cancel the output capacitor ESR zero if it occurs near the crossover frequency ( $\mathrm{f}_{\mathrm{C}}$, where the loop gain equals $1(0 \mathrm{~dB})$ ). Thus:

$$
\begin{gathered}
\mathrm{f}_{\mathrm{dpEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times\left(\mathrm{R}_{\mathrm{OUT}, \mathrm{EA}}+\mathrm{R}_{\mathrm{C}}\right)} \\
\mathrm{f}_{\mathrm{ZEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times \mathrm{R}_{\mathrm{C}}} \\
\mathrm{f}_{\mathrm{pEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{F}} \times \mathrm{R}_{\mathrm{C}}}
\end{gathered}
$$

The loop-gain crossover frequency ( $\mathrm{f}_{\mathrm{C}}$ ) should be set below $1 / 5$ th of the switching frequency and much higher than the power-modulator pole ( $\mathrm{f}_{\mathrm{p} M O D}$ ). Select a value for $\mathrm{f}_{\mathrm{C}}$ in the range:

$$
\mathrm{f}_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{5}
$$

At the crossover frequency, the total loop gain must be equal to 1 . So:

$$
\begin{gathered}
\operatorname{GAIN}_{\mathrm{MOD}\left(\mathrm{f}_{\mathrm{C}}\right)} \times \frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times \operatorname{GAIN}_{\mathrm{EA}\left(\mathrm{f}_{\mathrm{C}}\right)}=1 \\
\operatorname{GAIN}_{\mathrm{EA}\left(\mathrm{f}_{\mathrm{C}}\right)}=\mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \\
\operatorname{GAIN}_{\mathrm{MOD}\left(\mathrm{f}_{\mathrm{C}}\right)}=\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{C}}}
\end{gathered}
$$

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{f} \mathrm{C})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}} \times \mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}}=1
$$

Solving for $\mathrm{R}_{\mathrm{C}}$ :

$$
\mathrm{R}_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GAIN}_{\mathrm{MOD}\left(\mathrm{f}_{\mathrm{C}}\right)}}
$$

Set the error-amplifier compensation zero formed by $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ at the $\mathrm{f}_{\mathrm{pMOD}}$. Calculate the value of $\mathrm{C}_{\mathrm{C}}$ as follows:

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $\mathrm{f}_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor $\mathrm{C}_{\mathrm{F}}$ from COMP to AGND. The value of $C_{F}$ is:

$$
\mathrm{C}_{\mathrm{F}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{ZMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

Below is a numerical example to calculate the compensation network component values of Figure 2:
$A_{V_{-}} c s=11 \mathrm{~V} / \mathrm{V}$
$R_{D C R}=15 \mathrm{~m} \Omega$
$g_{m c}=1 /\left(A_{V_{-}} C S \times R_{D C}\right)=1 /(11 \times 0.015)=6.06$
$V_{\text {OUT }}=5 \mathrm{~V}$
$\operatorname{lout}(\mathrm{MAX})=5.33 \mathrm{~A}$
$R_{\text {LOAD }}=\mathrm{V}_{\text {OUT }} / \mathrm{I}_{\text {OUT }}(\mathrm{MAX})=5 \mathrm{~V} / 5.33 \mathrm{~A}=0.9375 \Omega$
CoUT $=2 \times 47 \mu \mathrm{~F}=94 \mu \mathrm{~F}$
$\mathrm{ESR}=9 \mathrm{~m} \Omega / 2=4.5 \mathrm{~m} \Omega$
$\mathrm{fSW}=26.4 / 65.5 \mathrm{k} \Omega=0.403 \mathrm{MHz}$

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})}=6.06 \times 0.9375=5.68
$$

$$
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2 \pi \times 94 \mu \mathrm{~F} \times 0.9375} \approx 1.8 \mathrm{kHz}
$$

$$
\mathrm{f}_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{5}
$$

$$
1.8 \mathrm{kHz} \ll \mathrm{f} \mathrm{C} \leq 80.6 \mathrm{kHz}
$$

select $\mathrm{f} \mathrm{C}=40 \mathrm{kHz}$

$$
\mathrm{f}_{\mathrm{zMOD}}=\frac{1}{2 \pi \times 4.5 \mathrm{~m} \Omega \times 94 \mu \mathrm{~F}} \approx 376 \mathrm{kHz}
$$

since $\mathrm{f}_{\mathrm{ZMOD}}>\mathrm{f}_{\mathrm{C}}$ :
$R_{C} \approx 16 \mathrm{k} \Omega$
$\mathrm{C}_{\mathrm{C}} \approx 5.6 \mathrm{nF}$
$C_{F} \approx 27 \mathrm{pF}$

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Applications Information

## Layout Recommendations

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention (Figure 3). If possible, mount all the power components on the top side of the board, with their ground terminals flush against one another. Follow these guidelines for good PCB layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PCBs (2oz vs. 1oz) can enhance full load efficiency by $1 \%$ or more.
- Minimize current-sensing errors by connecting CS_ and OUT_. Use kelvin sensing directly across the current-sense resistor (RSENSE_).
- Route high-speed switching nodes (BST_, LX_, DH_, and $D L_{-}$) away from sensitive analog areas (FB_, CS_, and OUT_).


## Layout Procedure

1) Place the power components first, with ground terminals adjacent (low-side FET, CIN, COUT_, and Schottky). If possible, make all these connections on the top layer with wide, copper-filled areas.
2) Mount the controller IC adjacent to the low-side MOSFET, preferably on the back side opposite NL_ and $\mathrm{NH}_{-}$to keep LX_, GND, DH_, and the DL_ gate drive lines short and wide. The DL_ and DH_ gate traces must be short and wide ( 50 mils to 100 mils wide if the MOSFET is 1 in from the controller IC) to keep the driver impedance low and for proper adaptive dead-time sensing.
3) Group the gate-drive components ( BST _ diode and capacitor and LDO bypass capacitor BIAS) together near the controller IC. Be aware that gate currents of up to 1A flow from the bootstrap capacitor to BST_, from $\mathrm{DH}_{-}$to the gate of the external HS switch and from the LX_ pin to the inductor. Up to 100 mA of current flow from the BIAS capacitor through the bootstrap diode to the bootstrap capacitor. Dimension those traces accordingly.
4) Make the DC-DC controller ground connections as shown in Figure 3. This diagram can be viewed as having two separate ground planes: power ground, where all the high-power components go; and an analog ground plane for sensitive analog components. The analog ground plane and power ground plane must meet only at a single point directly under the IC.
5) Connect the output power planes directly to the output filter capacitor positive and negative terminals with multiple vias. Place the entire DC-DC converter circuit as close to the load as is practical.


Figure 3. Layout Example

## Block Diagram



## Typical Operating Circuit


*DCR SENSE IS ALSO AN OPTION.

## Selector Guide

| PART | BUCK 1 SWITCHING FREQUENCY (fsw1) | BUCK 2 SWITCHING FREQUENCY (fsw2) | SPREAD SPECTRUM (\%) |
| :---: | :---: | :---: | :---: |
| MAX16932ATIR/V+ | 1 MHz to 2.2 MHz | $\mathrm{f}_{\text {SW1 }}$ | - |
| MAX16932ATIT/V+ | 1 MHz to 2.2 MHz | 1/2fsw1 | - |
| MAX16932CATIS/V+ | 1 MHz to 2.2 MHz | $\mathrm{f}_{\text {SW1 }}$ | 6 |
| MAX16932CATIU/V+ | 1 MHz to 2.2 MHz | 1/2fsW1 | 6 |
| MAX16933ATIR/V+ | 200 kHz to 1 MHz | $\mathrm{f}_{\text {SW1 }}$ | - |
| MAX16933CATIS/V+ | 200 kHz to 1 MHz | $\mathrm{f}_{\text {SW1 }}$ | 6 |

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 28 TQFN-EP | T2855+5 | $\underline{21-0140}$ | $\underline{90-0025}$ |

## Chip Information <br> PROCESS: BiCMOS

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX16932ATI_ $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TQFN-EP* |
| MAX16932CATI_ $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TQFN-EP* |
| MAX16933ATI_ $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TQFN-EP* |
| MAX16933CATI_ $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TQFN-EP* |

Note: Insert the desired suffix letter (from Selector Guide) into the blank to indicate buck 2 switching frequency and spread spectrum.
/V denotes an automotive qualified part.
+Denotes a lead (Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

### 2.2MHz, 36V, Dual Buck with $20 \mu \mathrm{~A}$ Quiescent Current

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE |  | DESCRIPTION |
| :---: | :---: | :--- | :---: |
| CHAGES |  |  |  |
| 0 | $6 / 13$ | Initial release | - |
| 1 | $8 / 13$ | Duty Cycle Range in Electrical Characteristics changed to Maximum Duty Cycle and <br> min/typ/max values updated | 3 |
| 2 | $2 / 14$ | Updated PGOOD1 latchup references | $10,13,22$ |
| 3 | $1 / 15$ | Updated Benefits and Features section | 1 |
| 4 | $7 / 15$ | Changed MAX16932ATIS/V+ to MAX16932BATIS/V+, MAX16932ATIU/V+ to <br> MAX16932BATIU/V+, and MAX16933ATIS/V+ to MAX16933BATIS/V+, updating <br> Electrical Characteristics, TOCs 25-27, Spread Spectrum and Buck 2 Switching <br> Frequency sections, and the Selector Guide; added MAX16932BATI_/V+ and <br> MAX16933BATI_/V+ future product variants to Ordering Information | $3,8,12,23$ |
| 5 | $8 / 15$ | Added spread-spectrum percentage for the MAX16932BATIS/V+ in Selector Guide | 23 |
| 6 | $1 / 16$ | Removed future product designations in Ordering Information | 23 |
| 7 | $4 / 16$ | Added future products (MAX16932CATIS/V+, MAX16932CATIU/V+, and <br> MAX16933CATIS/V+) to the Selector Guide | 23 |
| 8 | $6 / 16$ | Globally changed MAX16932B to MAX16932C and MAX16933B to MAX16933C in <br> the Electrical Characteristics, Typical Operating Characteristics, Spread Spectrum, <br> and Buck 2 Switching Frequency sections; removed the MAX16932BATIS/V+. <br> MAX16932BATIU/V+, and MAX16933BATIS/V+ variants and deleted all future product <br> asterisks in the Selector Guide; changed MAX16932BATI_V+ to MAX16932CATI_V+ <br> and MAX16933BATI_V+ to MAX16933CATI_V+ in Ordering Information, and deleted <br> the future parts footnote at the bottom of the table | $3,9,12,23$ |

[^0]
[^0]:    For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

