Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

General Description

The MAX17000 pulse-width modulation (PWM) controller provides a complete power solution for notebook DDR, DDR2, and DDR3 memory. It comprises a stepdown controller, a source/sink LDO regulator, and a reference buffer to generate the required VDDQ, VTT, and VTTR rails.

The VDDQ rail is supplied by a step-down converter using Maxim's proprietary Quick-PWM™ controller. The high-efficiency, constant-on-time PWM controller handles wide input/output voltage ratios (low duty-cycle applications) with ease and provides 100ns response to load transients while maintaining a relatively constant switching frequency. The Quick-PWM architecture circumvents the poor load-transient timing problems of fixed-frequency current-mode PWMs while also avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time and constant-off-time PWM schemes. The controller senses the current to achieve an accurate valley current-limit protection. It is also built in with overvoltage, undervoltage, and thermal protections. The MAX17000 can be set to run in three different modes: power-efficient SKIP mode, low-noise forced-PWM mode, and standby mode to support memory in notebook computer standby operation. The switching frequency is programmable from 200kHz to 600kHz to allow small components and high efficiency. The VDDQ output voltage can be set to a preset 1.8V or 1.5V, or be adjusted from 1.0V to 2.5V by an external resistor-divider. This output has 1% accuracy over line-and-load operating range.

The MAX17000 includes a \pm 2A source/sink LDO regulator for the memory termination VTT rail. This VTT regulator has a ±5mV deadband that either sources or sinks, ideal for the fast-changing load burst present in memory termination applications. This feature also reduces output capacitance requirements.

The VTTR reference buffer sources and sinks ±3mA, providing the reference voltage needed by the memory controller and devices on the memory bus.

The MAX17000 is available in a 24-pin, 4mm x 4mm, TQFN package.

Applications

Notebook Computers

DDR, DDR2, and DDR3 Memory Supplies SSTL Memory Supplies

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

MAXM

Features

- ♦ **SMPS Regulator (VDDQ) Quick-PWM with 100ns Load-Step Response Output Voltages—Preset 1.8V, 1.5V, or Adjustable 1.0V to 2.5V 1% VOUT Accuracy Over Line and Load 26V Maximum Input Voltage Rating Accurate Valley Current-Limit Protection 200kHz to 600kHz Switching Frequency**
- ♦ **Source/Sink Linear Regulator (VTT) ±2A Peak Source/Sink Low-Output Capacitance Requirement Output Voltages-Preset VDDQ/2 or REFIN Adjustable from 0.5V to 1.5V**
- ♦ **Low Quiescent Current Standby State**
- ♦ **Soft-Start/Soft-Shutdown**
- ♦ **SMPS Power-Good Window Comparator**
- ♦ **VTT Power-Good Window Comparator**
- ♦ **Selectable Overvoltage Protection**
- ♦ **Undervoltage/Thermal Protections**
- ♦ **±3mA Reference Buffer (VTTR)**

Ordering Information

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

Pin Configuration

__ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VIN = 12V, VCC = VDD = VSHDN = VREFIN = 5V, VCSL = 1.8V, STDBY = SKIP = AGND, **T^A = 0°C to +85°C**, unless otherwise noted. Typical values are at T $_A$ = +25°C.) (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}$ = 12V, V_{CC} = V_{DD} = V_{SHDN} = V_{REFIN} = 5V, V_{CSL} = 1.8V, STDBY = SKIP = AGND, **T_A = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

00021XVW MAX17000

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}$ = 12V, V_{CC} = V_{DD} = V_{SHDN} = V_{REFIN} = 5V, V_{CSL} = 1.8V, STDBY = SKIP = AGND, **T_A = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

MAXIM

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}$ = 12V, V_{CC} = V_{DD} = V_{SHDN} = V_{REFIN} = 5V, V_{CSL} = 1.8V, STDBY = SKIP = AGND, **T_A = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

ELECTRICAL CHARACTERISTICS

(VIN = 12V, VCC = VDD = VSHDN = VREFIN = 5V, VCSL = 1.8V, STDBY = SKIP = AGND, **T^A = -40°C to +85°C**, unless otherwise noted.) (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

(VIN = 12V, VCC = VDD = VSHDN = VREFIN = 5V, VCSL = 1.8V, STDBY = SKIP = AGND, **T^A = -40°C to +85°C**, unless otherwise noted.) (Note 1)

Note 1: Limits are 100% production tested at T_A = +25°C. Maximum and minimum limits over temperature are guaranteed by design and characterization.

Note 2: On-time and off-time specifications are measured from 50% point at the DH pin with LX = GND, V_{BST} = 5V, and a 250pF capacitor connected from DH to LX. Actual in-circuit times might differ due to MOSFET switching speeds.

MAX17000

Typical Operating Characteristics

(MAX17000 Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, $\overline{\text{SKIP}}$ = GND, T_A = +25°C, unless otherwise noted.)

MAXM

Typical Operating Characteristics (continued)

(MAX17000 Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, $\overline{\text{SKIP}}$ = GND, T_A = +25°C, unless otherwise noted.)

MAX17000 toc18

Typical Operating Characteristics (continued)

(MAX17000 Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, \overline{SKIP} = GND, T_A = +25°C, unless otherwise noted.)

CURRENT LIMIT (A)

2.5 3.0 3.5 2.0 4.0

SAMPLE PERCENTAGE (%)

SAMPLE PERCENTAGE (%)

10

0

20

30

Typical Operating Characteristics (continued)

(MAX17000 Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, $\overline{\text{SKIP}}$ = GND, T_A = +25°C, unless otherwise noted.)

Pin Description

<u> 1990 - Johann Barbara, martxa a</u>

MAXIM

Pin Description (continued)

Standard Application Circuits

The MAX17000 standard application circuit (Figure 1) generates the VDDQ, VTT, and VTTR rails for DDR, DDR2, or DDR3 in a notebook computer. See Table 1 for component selections. Table 2 lists the component manufacturers. Table 3 is the operating mode truth table.

Table 1. Component Selection for Standard Applications

Table 2. Component Suppliers

MAX17000

Table 3. Operating Mode Truth Table

MAX17000

Figure 1. MAX17000 Standard Application Circuit

Detailed Description

The MAX17000 complete DDR solution comprises a step-down controller, a source/sink LDO regulator, and a reference buffer. Maxim's proprietary Quick-PWM pulsewidth modulator in the MAX17000 is specifically designed for handling fast load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. The Quick-PWM architecture circumvents the poor load-transient timing problems of fixed-frequency current-mode PWMs, while also avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time and constant-off-time PWM schemes. Figure 1 is the MAX17000 standard application circuit and Figure 2 is the MAX17000 functional diagram.

The MAX17000 includes a ±2A source/sink LDO regulator for the memory termination rail. The source/sink regulator features a dead band that either sources or sinks, ideal for the fast-changing short-period loads presenting in memory termination applications. This feature also reduces the VTT output capacitance requirement down to 1µF, though load-transient response can still require higher capacitance values between 10µF and 20µF.

The reference buffer sources and sinks ±3mA, generating a reference rail for use in the memory controller and memory devices.

Figure 2. MAX17000 Functional Diagram

MAX17000

MAX17000

+5V Bias Supply (VDD, VCC)

The MAX17000 requires an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's 95% efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the 5V supply can be generated with an external linear regulator such as the MAX1615.

The 5V bias supply powers both the PWM controller and internal gate-drive power, so the maximum current drawn is:

 $I_{\text{BIAS}} = I_{\text{Q}} + f_{\text{SWQG(MOSFETS)}} = 2 \text{mA}$ to 20 mA (typ)

where I_O is the current for the PWM control circuit, fsw is the switching frequency, and $Q_{G(MOSFETs)}$ is the total gate-charge specification limits at $V_{GS} = 5V$ for the internal MOSFETs.

Free-Running Constant-On-Time PWM Controller with Input Feed-Forward

The Quick-PWM control architecture is a pseudo-fixedfrequency, constant on-time, current-mode regulator with voltage feed-forward. This architecture utilizes the output filter capacitor's ESR to act as a current-sense resistor, so the output ripple voltage can provide the PWM ramp signal. In addition to the general Quick-PWM, the MAX17000 also senses the inductor current through DCR method or with a sensing resistor. Therefore, it is less dependent on the output capacitor ESR for stability. The control algorithm is simple: the high-side switch on-time is determined solely by a oneshot whose pulse width is inversely proportional to input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time (250ns typ). The on-time one-shot is triggered if the error comparator is low, the low-side switch current is below the valley current-limit threshold, and the minimum off-time oneshot has timed out.

On-Time One-Shot

The heart of the PWM core is the one-shot that sets the high-side switch on-time. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to battery and output voltages. The high-side switch on-time is inversely proportional to the battery voltage as measured by the V_{IN} input, and proportional to the output voltage.

An external resistor between the input power source and TON pin sets the switching frequency per phase according to the following equation:

$$
t_{ON} = \frac{C_{TON} \times (R_{TON} + 6.5k\Omega) \times (V_{CSL} + 0.075V)}{V_{IN}}
$$

$$
t_{SW} = \frac{1}{C_{TON} \times (R_{TON} + 6.5k\Omega)}
$$

where $C_{TON} = 16.26pF$, and 0.075V is an approximation to accommodate for the expected drop across the low-side MOSFET switch. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.

For loads above the critical conduction point, where the dead-time effect is no longer a factor, the actual switching frequency is:

$$
f_{SW} = \frac{V_{OUT} + V_{DIS}}{t_{ON} \times (V_{IN} - V_{CHG} + V_{DIS})}
$$

where V_{DIS} is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PCB resistances; $VCHG$ is the sum of the parasitic voltage drops in the charging path, including the high-side switch, inductor, and PCB resistances; and t $_{ON}$ is the on-time calculated by the MAX17000.

Automatic Pulse-Skipping Mode (SKIP = AGND)

In skip mode $(\overline{SKIP} = AGND)$, an inherent automatic switchover to PFM takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing.

DC output-accuracy specifications refer to the threshold of the error comparator. When the inductor is in continuous conduction, the MAX17000 regulates the valley of the output ripple, so the actual DC output voltage is higher than the trip level by 50% of the output ripple voltage. In discontinuous conduction $(\overline{\text{SKIP}})$ = AGND and $I_{\text{OUT}} < I_{\text{I}}$ (AD(SKIP)), the output voltage has a DC regulation level higher than the error-comparator threshold by approximately 1.5% due to slope compensation. However, the internal integrator corrects for most of it, resulting in very little load regulation.

 $STDBY = AGND$ overrides the \overline{SKIP} pin setting, forcing the MAX17000 into standby.

The MAX17000 always uses skip mode during startup, regardless of the SKIP and STDBY setting. The SKIP and STDBY controls take effect after soft-start is done. See Figure 3.

Forced-PWM Mode (SKIP = Vcc)

The low-noise forced-PWM mode $(SKIP = V_{CC})$ disables the zero-crossing comparator, which controls the lowside switch on-time. This forces the low-side gate-drive waveform to constantly be the complement of the highside gate-drive waveform, so the inductor current reverses at light loads while DH maintains a duty factor of $V_{\text{OUT}}/V_{\text{IN}}$. The benefit of forced-PWM mode is to keep a fairly constant switching frequency. However, forced-PWM operation comes at a cost: the no-load 5V bias

current remains between 2mA to 20mA, depending on the switching frequency.

 $\overline{\text{STDBY}}$ = AGND overrides the $\overline{\text{SKIP}}$ pin setting, forcing the MAX17000 into standby.

The MAX17000 switches to forced-PWM mode during shutdown, regardless of the state of SKIP and STDBY levels.

Standby Mode (STDBY)

It should be noted that standby mode in the MAX17000 corresponds to computer system standby operation, and is not referring to the MAX17000 shutdown status.

When standby mode is enabled $(\overline{STDBY} = AGND)$, the MAX17000 switches over from the fast internal PWM block to a low-quiescent current mode using a lowpower valley comparator to initiate an on-time pulse. The zero-crossing comparator is enabled so that the MAX17000 only operates in discontinuous mode, reducing the maximum available output current by 1/6. The system is NOT expected to have any fast load transients in such a state. While in standby, VTT is disabled (high impedance) but VTTR remains active. SKIP is ignored when standby mode is enabled.

When standby mode is disabled $(\overline{STDBY} = V_{CC})$, the MAX17000 reenables its fast internal PWM block. Once the internal SMPS block is ready, the VTT block is enabled and the VTT output capacitor is charged. The VTT soft-start current limit increases linearly from zero to its maximum current limit in 160µs (typ), keeping the input VTTI inrush low. See Figure 4.

Figure 4. MAX17000 Standby Mode Timing

Valley Current-Limit Protection

The MAX17000 uses the same valley current-limit protection employed on all Maxim Quick-PWM controllers. If the current exceeds the valley current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the valley current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and battery voltage. When combined with the undervoltage-protection circuit, this current-limit method is effective in almost every circumstance.

In forced-PWM mode, the MAX17000 also implements a negative current limit to prevent excessive reverse inductor currents when V_{OUT} is sinking current. The negative current-limit threshold is set to approximately 115% of the positive current limit. See Figure 5.

Figure 5. Valley Current-Limit Threshold Point

Power-Good Outputs (PGOOD1 and PGOOD2)

The MAX17000 features two power-good outputs. PGOOD1 is the open-drain output for a window comparator that continuously monitors the SMPS output. PGOOD1 is actively held low in shutdown and during soft-start and soft-shutdown. After the soft-start terminates, PGOOD1 becomes high impedance as long as the SMPS output voltage is between 115% (typ) and 85% (typ) of the regulation voltage. When the SMPS output voltage exceeds the 115%/85% regulation window, the MAX17000 pulls PGOOD1 low. Any fault condition on the SMPS output forces PGOOD1 and PGOOD2 low and latches off until the fault latch is cleared by toggling SHDN or cycling V_{CC} power below 1V. Detection of an OVP event immediately pulls PGOOD1 low, regardless of the OVP state (OVP enabled or disabled).

PGOOD2 is the open-drain output for a window comparator that continuously monitors the VTT output. PGOOD2 is actively held low in standby, shutdown, and during soft-start. PGOOD2 becomes high impedance as long as the VTT output voltage is within $\pm 10\%$ of the regulation voltage. When the VTT output exceeds the ±10% threshold, the MAX17000 pulls PGOOD2 low. If PGOOD2 remains low for 5ms (typ), the MAX17000 latches off with the soft-shutdown sequence.

For logic-level output voltages, connect an external 100kΩ pullup resistor from PGOOD1 and PGOOD2 to VDD.

POR, UVLO

Power-on reset (POR) occurs when V_{CC} rises above approximately 2V, resetting the fault latch and soft-start circuit and preparing the controller for power-up. When OVP is enabled, a rising edge on POR turns on the 16Ω discharge MOSFET on CSL and VTT. When OVP is disabled, the internal 16Ω discharge MOSFETs on CSL and VTT also remain off.

V_{CC} undervoltage lockout (UVLO) circuitry inhibits switching until V_{CC} reaches 4.1V (typ). When V_{CC} rises above 4.1V, the controller activates the PWM controller and initializes soft-start. When V_{CC} drops below the UVLO threshold (falling edge), the controller stops, DL is pulled low, and the internal 16Ω discharge MOSFETs on the CSL and VTT outputs are enabled, if OVP is enabled.

Soft-Start and Soft-Shutdown

Soft-start and soft-shutdown for the MAX17000 PWM block is voltage based. Soft-start begins when SHDN is driven high. During soft-start, the PWM output is ramped up from 0V to the final set voltage in 1.4ms. This reduces inrush current and provides a predictable ramp-up time for power sequencing. The MAX17000 always uses skip mode during startup, regardless of the SKIP and STDBY setting. The SKIP and STDBY controls take effect after soft-start is done.

The MAX17000 VTT LDO regulator uses a current-limited soft-start function. When the VTT block is enabled, the internal source and sink current limits are linearly increased from zero to the full-scale limit in 160µs. Fullscale current limit is available when the VTT output is in regulation, or after 160µs, whichever is earlier. The VTTR reference buffer does not have any soft-start control.

Figure 6. MAX17000 Startup/Shutdown Timing when OVP Is Enabled

Soft-shutdown begins after SHDN goes low, an output undervoltage fault occurs, or a thermal fault occurs. A fault on the SMPS (UV fault for more than 200µs (typ)), or fault on the VTT output that persists for more than 5ms (typ), triggers shutdown of the whole IC. During soft-shutdown, the output is ramped down to 0V in 2.8ms, reducing negative inductor currents that can cause negative voltages on the output. At the end of soft-shutdown, DL is driven low.

When OVP is enabled (OVP = V_{CC}), the internal 16 Ω discharging MOSFETs on CSL and VTT are enabled until startup is triggered again by a rising edge of $\overline{\text{SHDN}}$. When OVP is disabled (OVP = AGND), the CSL and VTT internal 16Ω discharging MOSFETs are not enabled in shutdown.

Output Fault Protection

The MAX17000 provides overvoltage/undervoltage fault protections for the PWM output. Drive OVP to enable and disable fault protection as shown in Table 4.

MAX17000

00021XVM

Table 4. Fault Protection and Shutdown Setting Truth Table

Table 4. Fault Protection and Shutdown Setting Truth Table (continued)

SMPS Overvoltage Protection (OVP)

If the output voltage of the SMPS rises 115% above its nominal regulation voltage while OVP is enabled (OVP $=$ Vcc), the controller sets its overvoltage fault latch. pulls PGOOD1 and PGOOD2 low, and forces DL high. The VTT and VTTR block shut down immediately, and the internal 16Ω discharge MOSFETs on CSL and VTT are turned on. If the condition that caused the overvoltage persists (such as a shorted high-side MOSFET), the battery fuse blows. Cycle V_{CC} below 1V or toggle SHDN to clear the overvoltage fault latch and restart the controller.

OVP is disabled when OVP is connected to AGND (Table 4). PGOOD1 upper threshold remains active at 115% of nominal regulation voltage even when OVP is disabled, and the 16Ω discharge MOSFETs on CSL and VTT are not enabled in shutdown.

SMPS Undervoltage Protection (UVP)

If the output voltage of the SMPS falls below 85% of its regulation voltage for more than 200µs (typ), the controller sets its undervoltage fault latch, pulls PGOOD1 and PGOOD2 low, and begins soft-shutdown pulsing DL. DH remains off during the soft-shutdown sequence initiated by an undervoltage fault. After soft-shutdown has completed, the MAX17000 forces DL and DH low, and enables the internal 16 Ω discharge MOSFETs on CSL and VTT. Cycle V_{CC} below 1V or toggle SHDN to clear the undervoltage fault latch and restart the controller.

VTT Overvoltage and Undervoltage Protection

If the output voltage of the VTT regulator exceeds $±10\%$ of its regulation voltage for more than 5ms (typ), the controller sets its fault latch, pulls PGOOD1 and PGOOD2 low, and begins soft-shutdown pulsing DL. DH remains off during the soft-shutdown sequence initiated by an undervoltage fault. After soft-shutdown has completed, the MAX17000 forces DL and DH low, and enables the internal 16 Ω discharge MOSFETs on CSL and VTT. Cycle V_{CC} below 1V or toggle \overline{SHDN} to clear the undervoltage fault latch and restart the controller.

Thermal-Fault Protection

The MAX17000 features a thermal-fault protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch, pulls PGOOD1 and PGOOD2 low, and shuts down using the shutdown sequence. Toggle SHDN or cycle V_{CC} power below V_{CC} POR to reactivate the controller after the junction temperature cools by 15°C.

Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- **Input Voltage Range:** The maximum value (VIN(MAX)) must accommodate the worst-case input supply voltage allowed by the notebook's AC adapter voltage. The minimum value (VIN(MIN)) must account for the lowest input voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- **Maximum Load Current:** There are two values to consider. The peak load current (I_{LOAD(MAX)}) determines the instantaneous component stresses and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal

__ 23

stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components. Most notebook loads generally exhibit I _{LOAD} = I _{LOAD}(MAX) \times 80%.

- **Switching Frequency:** This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and V_{IN}^2 . The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- **Inductor Operating Point:** This choice provides trade-offs between size vs. efficiency and transient response vs. output noise. Low inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output noise due to increased ripple current. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20% and 50% ripple current.

Inductor Selection

The switching frequency and operating point (% ripple current or LIR) determine the inductor value as follows:

$$
L = \left(\frac{V_{IN} - V_{OUT}}{f_{SW} \times I_{LOAD(MAX)} \times LIR}\right) \times \left(\frac{V_{OUT}}{V_{IN}}\right)
$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$
I_{PEAK} = I_{LOAD(MAX)} \times \left(1 + \frac{LIR}{2}\right)
$$

Setting the Valley Current Limit

The minimum current-limit threshold must be high enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at ILOAD(MAX) minus half the ripple current; therefore:

$$
I_{LIMIT(LOW)} > I_{LOAD(MAX)} \times \left(1 - \frac{LIR}{2}\right)
$$

where ILIMIT(LOW) equals the minimum current-limit threshold voltage divided by the output sense element (inductor DCR or sense resistor).

The valley current limit is fixed at 17mV (min) across the CSH to CSL differential input.

Special attention must be made to the tolerance and thermal variation of the on-resistance in the case of DCR sensing. Use the worst-case maximum value for RDCR from the inductor data sheet, and add some margin for the rise in R_{DCR} with temperature. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise, which must be included in the design margin unless the design includes an NTC thermistor in the DCR network to thermally compensate the currentlimit threshold.

The current-sense method (Figure 7) and magnitude determine the achievable current-limit accuracy and power loss. The sense resistor can be determined by:

RSENSE = VLIMIT/ILIMIT

Figure 7a. Current-Sense Configurations (Sheet 1 of 2)

Figure 7b. Current-Sense Configurations (Sheet 2 of 2)

For the best current-sense accuracy and overcurrent protection, use a 1% tolerance current-sense resistor between the inductor and output as shown in Figure 7a. This configuration constantly monitors the inductor current, allowing accurate current-limit protection. However, the parasitic inductance of the current-sense resistor can cause current-limit inaccuracies, especially when using low-value inductors and current-sense resistors. This parasitic inductance (LFSL) can be cancelled by adding an RC circuit across the sense resistor with an equivalent time constant:

$$
C_{EQ} \times R_{EQ} = \frac{L_{ESL}}{R_{SENSE}}
$$

Alternatively, low-cost applications that do not require highly accurate current-limit protection could reduce the overall power dissipation by connecting a series RC circuit across the inductor (Figure 7b) with an equivalent time constant:

$$
R_{CS} = \frac{R2}{R1 + R2} \times R_{DCR}
$$

and:

MAXIM

$$
R_{DCR} = \frac{L}{C_{EQ}} \times \left[\frac{1}{R1} + \frac{1}{R2} \right]
$$

where R_{CS} is the required current-sense resistance, and R_{DCR} is the inductor's series DC resistance. Use the worst-case inductance and R_{DCR} values provided by the inductor manufacturer, adding some margin for the inductance drop over temperature and load.

MOSFET Gate Drivers (DH, DL)

The DH and DL drivers are optimized for driving moderate-sized high-side, and larger low-side power MOSFETs. This is consistent with the low duty factor seen in notebook applications, where a large V_{IN} - V_{OUT} differential exists. The high-side gate driver (DH) sources and sinks 1.2A, and the low-side gate driver (DL) sources 1.0A and sinks 2.4A. This ensures robust gate drive for high-current applications. The DH high-side MOSFET driver is powered by an internal boost switch charge pump at BST, while the DL synchronous-rectifier driver is powered directly by the 5V bias supply (V_{DD}) .

PWM Output Capacitor Selection

The output filter capacitor must have low enough effective series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

In core and chipset converters and other applications where the output is subject to large-load transients, the output capacitor's size typically depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$
(R_{ESR} + R_{PCB}) \leq \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}
$$

In low-power applications, the output capacitor's size often depends on how much ESR is needed to maintain an acceptable level of output ripple voltage. The output ripple voltage of a step-down controller equals the total inductor ripple current multiplied by the output capacitor's ESR.

MAX17000

MAX17000

__ 25