# **E**hips<u>mall</u>

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**AVAILABLE**

**MAXM** 

## High-Efficiency, Quad-Output, Main Power-Supply Controllers for Notebook Computers

### General Description

The MAX17003/MAX17004 are dual step-down, switchmode, power-supply (SMPS) controllers with synchronous rectification, intended for main 5V/3.3V power generation in battery-powered systems. Fixed-frequency operation with optimal interleaving minimizes input ripple current from the lowest input voltages up to the 26V maximum input. Optimal 40/60 interleaving allows the input voltage to go down to 8.3V before duty-cycle overlap occurs, compared to 180° out-of-phase regulators where the duty-cycle overlap occurs when the input drops below 10V.

Output current sensing provides peak current-limit protection, using either an accurate sense resistor or using lossless inductor DCR current sensing. A low-noise mode maintains high light-load efficiency while keeping the switching frequency out of the audible range.

An internal, fixed 5V, 100mA linear regulator powers up the MAX17003/MAX17004 and their gate drivers, as well as external keep-alive loads. When the main PWM regulator is in regulation, an automatic bootstrap switch bypasses the internal linear regulator, providing current up to 200mA. An additional adjustable linear-regulator driver with an external pnp transistor may be used with a secondary winding to provide a 12V supply, or powered directly from the main outputs to generate low-voltage outputs as low as 1V.

Independent enable controls and power-good signals allow flexible power sequencing. Voltage soft-start gradually ramps up the output voltage and reduces inrush current, while soft-discharge gradually decreases the output voltage, preventing negative voltage dips. The MAX17003/MAX17004 feature output undervoltage and thermal-fault protection. The MAX17003 also includes output overvoltage-fault protection.

The MAX17003/MAX17004 are available in a 32-pin, 5mm x 5mm, thin QFN package. The exposed backside pad improves thermal characteristics for demanding linear keep-alive applications.

**Applications** 

Main Power Supplies

**MAXM** 

2 to 4 Li+ Cell Battery-Powered Devices Notebook and Subnotebook Computers PDAs and Mobile Communicators

Dual Mode is a trademark of Maxim Integrated Products, Inc.

### Features

MAX17003/MAX17004

217002/MAX17004

- **Fixed-Frequency, Current-Mode Control**
- ♦ **40/60 Optimal Interleaving**
- ♦ **Internal BST Switches**
- ♦ **Internal 5V, 100mA Linear Regulator**
- ♦ **Auxiliary Linear-Regulator Driver (12V or Adjustable Down to 1V)**
- ♦ **Dual Mode™ Feedback—3.3V/5V Fixed or Adjustable Output Voltages**
- ♦ **200kHz/300kHz/500kHz Switching Frequency**
- ♦ **Undervoltage and Thermal-Fault Protection**
- ♦ **Overvoltage-Fault Protection (MAX17003 Only)**
- ♦ **6V to 26V Input Range**
- ♦ **2V ±0.75% Reference Output**
- ♦ **Independent Enable Inputs and Power-Good Outputs**
- ♦ **Soft-Start and Soft-Discharge (Voltage Ramp)**
- ♦ **8µA (typ) Shutdown Current**



+Denotes lead-free package.

### Pin Configuration



**\_ Maxim Integrated Products 1**

**For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.**

### Ordering Information

### **ABSOLUTE MAXIMUM RATINGS**





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, both SMPS enabled, FSEL = REF,  $\overline{\text{SKIP}}$  = GND, ILIM = LDO5, FBA = LDO5, IREF = I<sub>LDO5</sub> = I<sub>OUTA</sub> = no load,  $T_A = 0^\circ \text{C}$  to  $+85^\circ \text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ \text{C}$ .)



### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, both SMPS enabled, FSEL = REF, SKIP = GND, ILIM = LDO5, FBA = LDO5, IREF = ILDO5 = IOUTA = no load,  $T_A = 0^\circ C$  to  $+85^\circ C$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .)



Idle Mode is a trademark of Maxim Integrated Products, Inc.

### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, both SMPS enabled, FSEL = REF,  $\overline{\text{SKIP}}$  = GND, ILIM = LDO5, FBA = LDO5, IREF = I<sub>LDO5</sub> = I<sub>OUTA</sub> = no load, **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at TA = +25°C.)



**MAXIM** 

### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, both SMPS enabled, FSEL = REF,  $\overline{\text{SKIP}}$  = GND, ILIM = LDO5, FBA = LDO5, IREF = ILDO5 = IOUTA = no load, **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at TA = +25°C.)



### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN}$  = 12V, both SMPS enabled, FSEL = REF,  $\overline{SKIP}$  = GND, ILIM = LDO5, FBA = LDO5, IREF = ILDO5 = IOUTA = no load,  $T_A = 0^\circ \text{C}$  to  $+85^\circ \text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ \text{C}$ .)



### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, both SMPS enabled, FSEL = REF,  $\overline{\text{SKIP}}$  = GND, ILIM = LDO5, FBA = LDO5, IREF = I<sub>LDO5</sub> = I<sub>OUTA</sub> = no load,  $T_A = -40^\circ \text{C}$  to  $+85^\circ \text{C}$ , unless otherwise noted.) (Note 3)



**MAXIM** 

### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, both SMPS enabled, FSEL = REF,  $\overline{\text{SKIP}}$  = GND, ILIM = LDO5, FBA = LDO5, IREF = I<sub>LDO5</sub> = I<sub>OUTA</sub> = no load, **TA = -40°C to +85°C**, unless otherwise noted.) (Note 3)



### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, both SMPS enabled, FSEL = REF,  $\overline{\text{SKIP}}$  = GND, ILIM = LDO5, FBA = LDO5, IRFF = I<sub>LDO5</sub> =  $I_{\text{OUTA}}$  = no load, **TA = -40°C to +85°C**, unless otherwise noted.) (Note 3)



**Note 1:** The MAX17003/MAX17004 cannot operate over all combinations of frequency, input voltage (VIN), and output voltage. For large input-to-output differentials and high switching-frequency settings, the required on-time may be too short to maintain the regulation specifications. Under these conditions, a lower operating frequency must be selected. The minimum on-time must be greater than 150ns, regardless of the selected switching frequency. On-time and off-time specifications are measured from 50% point to 50% point at the DH\_ pin with LX\_ = GND, VBST\_ = 5V, and a 250pF capacitor connected from DH\_ to LX\_. Actual in-circuit times may differ due to MOSFET switching speeds.

**Note 2:** When the inductor is in continuous conduction, the output voltage has a DC-regulation level lower than the error-comparator threshold by 50% of the ripple. In discontinuous conduction  $(SKIP = GND$ , light load), the output voltage has a DC regulation level higher than the trip level by approximately 1% due to slope compensation.

**Note 3:** Specifications from -40°C to +85°C are guaranteed by design, not production tested.

**MAXKM** 

### Typical Operating Characteristics

(Circuit of Figure 1,  $V_{IN}$  = 12V,  $\overline{\text{SKIP}}$  = GND, FSEL = REF,  $T_A$  = +25°C, unless otherwise noted.)



MAX17003/MAX17004 2007 | XAM/2007 | XAM



Typical Operating Characteristics (continued)

MAX17003/MAX17004 toc14

(Circuit of Figure 1,  $V_{IN}$  = 12V,  $\overline{SKIP}$  = GND, FSEL = REF,  $T_A$  = +25°C, unless otherwise noted.)







### Typical Operating Characteristics (continued)

(Circuit of Figure 1,  $V_{IN}$  = 12V,  $\overline{SKIP}$  = GND, FSEL = REF,  $T_A$  = +25°C, unless otherwise noted.)



### Typical Operating Characteristics (continued)

(Circuit of Figure 1,  $V_{\text{IN}} = 12V$ ,  $\overline{\text{SKIP}} = \text{GND}$ ,  $\text{FSEL} = \text{REF}$ ,  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.)







LDOA LOAD TRANSIENT MAX17003/MAX17004 toc26



B

C D

A

Pin Description



### Pin Description (continued)



**MAXIM** 

### Pin Description (continued)



### **Table 1. Component Selection for Standard Applications**







Figure 1. Standard Application Circuit

MAX17003/MAX17004

**MAXIM** 



#### **Table 2. Component Suppliers**

### Detailed Description

The MAX17003/MAX17004 standard application circuit (Figure 1) generates the 5V/5A and 3.3V/5A typical of the main supplies in a notebook computer. The input supply range is 7V to 24V. See Table 1 for component selections, while Table 2 lists the component manufacturers.

The MAX17003/MAX17004 contain two interleaved, fixed-frequency, step-down controllers designed for lowvoltage power supplies. The optimal interleaved architecture guarantees out-of-phase operation, reducing the input capacitor ripple. One internal LDO generates the keep-alive 5V power. The MAX17003/MAX17004 have an auxiliary LDO with an adjustable output for generating either the 3.3V keep-alive supply or regulating the lowpower 12V system supply.

Fixed 5V Linear Regulator (LDO5)

An internal linear regulator produces a preset 5V lowcurrent output. LDO5 powers the gate drivers for the external MOSFETs, and provides the bias supply required for the SMPS analog controller, reference, and logic blocks. LDO5 supplies at least 100mA for external and internal loads, including the MOSFET gate drive, which typically varies from 5mA to 50mA, depending on the switching frequency and external MOSFETs selected. Bypass LDO5 with a 4.7µF or greater ceramic capacitor (1µF per 25mA of load) to guarantee stability under the full-load conditions.

The MAX17003/MAX17004 switch-mode power supplies (SMPS) require a 5V bias supply in addition to the highpower input supply (battery or AC adapter). This 5V bias supply is generated by the controller's internal 5V linear regulator (LDO5). This bootstrapped LDO allows the controller to power up independently. The gate-driver input supply is connected to the fixed 5V linear-regulator output (LDO5). Therefore, the 5V LDO supply must provide LDO5 (PWM controller) and the gate-drive power, so the maximum supply current required is:

> $I_{BIAS} = I_{CC} + f_{SW} (Q_{G(LOW)} + Q_{G(HIGH)})$  $=$  5mA to 50mA (typ)

where  $I_{CC}$  is 0.7mA (typ), fsw is the switching frequency, and QG(LOW) and QG(HIGH) are the MOSFET data sheet's total gate-charge specification limits at VGS = 5V.

#### **SMPS to LDO Bootstrap Switchover**

When the 5V main output voltage is above the LDO5 bootstrap-switchover threshold and has completed soft-start, an internal 1 $\Omega$  (typ) p-channel MOSFET shorts CSL5 to LDO5, while simultaneously shutting down the LDO5 linear regulator. This bootstraps the device, powering the internal circuitry and external loads from the 5V SMPS output (CSL5), rather than through the linear regulator from the battery. Bootstrapping reduces power dissipation due to gate charge and quiescent losses by providing power from a 90%-efficient switch-mode source, rather than from a much-less-efficient linear regulator. The current capability increases from 100mA to 200mA when the LDO5 output is switched over to CSL5. When ON5 is pulled low, the controller immediately disables the bootstrap switch and reenables the 5V LDO.

#### Reference (REF)

The 2V reference is accurate to  $\pm 1\%$  over temperature and load, making REF useful as a precision system reference. Bypass REF to GND with a 0.1µF or greater ceramic capacitor. The reference sources up to 50µA and sinks 5µA to support external loads. If highly accurate specifications are required for the main SMPS output voltages, the reference should not be loaded. Loading the reference reduces the LDO5, CSL5 (OUT5), CSL3 (OUT3), and OUTA output voltages slightly because of the reference load-regulation error.

#### System Enable/Shutdown (SHDN)

Drive SHDN below the precise SHDN input falling-edge trip level to place the MAX17003/MAX17004 in its lowpower shutdown state. The controller consumes only 8µA of quiescent current while in shutdown mode. When shutdown mode activates, the reference turns off after the controller completes the shutdown sequence





Figure 2. Functional Diagram

**MAXIM** 



### **Table 3. Operating Mode Truth Table**

\*SHDN is an accurate, low-voltage logic input with 1V falling-edge threshold voltage and 1.6V rising-edge threshold voltage. ON3 and ON5 are tri-level CMOS logic inputs, a logic-low voltage is less than 0.8V, a logic-high voltage is greater than 2.4V, and the middle-logic level is between 1.7V and 2.3V (see the Electrical Characteristics table).

making the threshold to exit shutdown less accurate. To guarantee startup, drive SHDN above 2V (SHDN input rising-edge trip level). For automatic shutdown and startup, connect SHDN to V<sub>IN</sub>. The accurate 1V fallingedge threshold on SHDN can be used to detect a specific input voltage level and shut the device down. Once in shutdown, the 1.6V rising-edge threshold activates, providing sufficient hysteresis for most applications.

#### SMPS POR, UVLO, and Soft-Start

Power-on reset (POR) occurs when LDO5 rises above approximately 1V, resetting the undervoltage, overvoltage, and thermal-shutdown fault latches. The POR circuit also ensures that the low-side drivers are pulled high until the SMPS controllers are activated. Figure 2 is the MAX17003/MAX17004 block diagram.

The LDO5 input undervoltage-lockout (UVLO) circuitry inhibits switching if the 5V bias supply (LDO5) is below its 4V UVLO threshold. Once the 5V bias supply (LDO5) rises above this input UVLO threshold and the SMPS controllers are enabled (ON\_ driven high), the SMPS controllers start switching, and the output voltages begin to ramp up using soft-start. If the LDO5 voltage drops below the UVLO threshold, the controller stops switching and pulls the low-side gate drivers low until the LDO5 voltage recovers or drops below the POR threshold.

The internal soft-start gradually increases the feedback voltage with a 1V/ms slew rate. Therefore, the outputs reach their nominal regulation voltage 2ms after the SMPS controllers are enabled (see the Soft-Start Waveform in the Typical Operating Characteristics). This gradual slew rate effectively reduces the input surge current by minimizing the current required to charge the output capacitors ( $I_{\text{OUT}} = I_{\text{LOAD}} + C_{\text{OUT}} \times$ VOUT(NOM)/tSLEW).

#### SMPS Enable Controls (ON3, ON5)

ON3 and ON5 control SMPS power-up sequencing. ON3 or ON5 rising above 2.4V enables the respective outputs. ON3 or ON5 falling below 1.6V disables the respective outputs. Driving ON\_ below 0.8V clears the overvoltage, undervoltage, and thermal fault latches.

#### **SMPS Power-Up Sequencing**

Connecting ON3 or ON5 to REF forces the respective outputs off while the other output is below regulation and starts after that output regulates. The second SMPS remains on until the first SMPS turns off, the device shuts down, a fault occurs, or LDO5 goes into UVLO. Both supplies begin their power-down sequence immediately when the first supply turns off.

#### **Output Discharge (Soft-Discharge)**

When the switching regulators are disabled—when ON\_ or SHDN is pulled low, or when an output undervoltage fault occurs—the internal soft-discharge gradually decreases the output voltage by pulling DSCHG\_ low (see the SMPS Shutdown Waveform in the Typical Operating Characteristics). This slowly discharges the output capacitance, eliminating the negative output voltages caused by quickly discharging the output through the inductor and low-side MOSFET. Both SMPS controllers contain separate soft-shutdown circuits.

#### Fixed-Frequency, Current-Mode PWM Controller

The heart of each current-mode PWM controller is a multi-input, open-loop comparator that sums two signals: the output-voltage error signal with respect to the reference voltage and the slope-compensation ramp (Figure 3). The MAX17003/MAX17004 use a directsumming configuration, approaching ideal cycle-tocycle control over the output voltage without a traditional error amplifier and the phase shift associated with it.



Figure 3. PWM Controller Functional Diagram



#### **Table 4. FSEL Configuration Table**



#### **Frequency Selection (FSEL)**

The FSEL input selects the PWM mode switching frequency. Table 4 shows the switching frequency based on FSEL connection. High-frequency (500kHz) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultraportable devices where the load currents are lower. Low-frequency (200kHz) operation offers the best overall efficiency at the expense of component size and board space.

#### Forced-PWM Mode

The low-noise forced-PWM mode  $(SKIP = LDO5)$  disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gatedrive waveform to be constantly the complement of the high-side gate-drive waveform, so the inductor current reverses at light loads while DH\_ maintains a duty factor of VOUT/VIN. The benefit of forced-PWM mode is to keep the switching frequency fairly constant. However, forced-PWM operation comes at a cost: the no-load 5V supply current remains between 20mA to 50mA, depending on the external MOSFETs and switching frequency.

Forced-PWM mode is most useful for avoiding audiofrequency noise and improving load-transient response. Since forced-PWM operation disables the zero-crossing comparator, the inductor current reverses under light loads.

#### Light-Load Operation Control (SKIP)

The MAX17003/MAX17004 include a light-load operating mode control input (SKIP) used to enable or disable the zero-crossing comparator for both switching regulators. When the zero-crossing comparator is enabled, the regulator forces DL\_ low when the current-sense inputs detect zero inductor current. This keeps the inductor from discharging the output capacitors and forces the regulator to skip pulses under lightload conditions to avoid overcharging the output. When the zero-crossing comparator is disabled, the regulator is forced to maintain PWM operation under light-load conditions (forced-PWM).

#### **Idle Mode Current-Sense Threshold**

When pulse-skipping mode is enabled, the on-time of the step-down controller terminates when the output voltage exceeds the feedback threshold and when the currentsense voltage exceeds the idle-mode current-sense threshold. Under light-load conditions, the on-time duration depends solely on the idle mode current-sense threshold, which is 20% ( $\overline{\text{SKIP}}$  = GND) of the full-load current-limit threshold set by ILIM, or the low-noise current-sense threshold, which is 10% ( $\overline{\text{SKIP}}$  = REF) of the full-load current-limit threshold set by ILIM. This forces the controller to source a minimum amount of power with each cycle. To avoid overcharging the output, another on-time cannot begin until the output voltage drops below the feedback threshold. Since the zero-crossing comparator prevents the switching regulator from sinking current, the controller must skip pulses. Therefore, the controller regulates the valley of the output ripple under light-load conditions.

#### **Automatic Pulse-Skipping Crossover**

In skip mode, an inherent automatic switchover to PFM takes place at light loads (Figure 4). This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator senses the inductor current across CSH\_ to CSL\_. Once (V<sub>CSH\_</sub> - V<sub>CSL\_</sub>) drops below the 3mV zero-crossing, current-sense threshold, the comparator forces DL\_ low (Figure 3). This mechanism causes the threshold between pulseskipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and



Figure 4. Pulse-Skipping/Discontinuous Crossover Point

discontinuous inductor-current operation (also known as the "critical conduction" point). The load-current level at which PFM/PWM crossover occurs, ILOAD(SKIP), is given by:

$$
I_{LOAD(SKIP)} = \frac{(V_{IN} - V_{OUT})V_{OUT}}{2V_{IN}f_{OS}C}
$$

The switching waveforms may appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output-voltage ripple. Drawbacks of using higher inductor values include larger physical size and degraded load-transient response (especially at low input-voltage levels).

Output Voltage DC output accuracy specifications in the *Electrical* Characteristics table refer to the error comparator's threshold. When the inductor continuously conducts, the MAX17003/MAX17004 regulate the peak of the output ripple, so the actual DC output voltage is lower than the slope-compensated trip level by 50% of the output ripple voltage. For PWM operation (continuous conduction), the output voltage is accurately defined by the fol-

$$
V_{OUT(PWM)} = V_{NOM} \left( 1 - \frac{A_{SLOPE}V_{RIPPLE}}{V_{IN}} \right) - \left( \frac{V_{RIPPLE}}{2} \right)
$$

where V<sub>NOM</sub> is the nominal output voltage, ASLOPE equals 1%, and VRIPPLE is the output ripple voltage (VRIPPLE = ESR x  $\Delta$ IINDUCTOR, as described in the Output Capacitor Selection section).

In discontinuous conduction ( $I_{\text{OUT}}$  <  $I_{\text{LOAD(SKIP)}}$ ), the MAX17003/MAX17004 regulate the valley of the output ripple, so the output voltage has a DC regulation level higher than the error-comparator threshold. For PFM operation (discontinuous conduction), the output voltage is approximately defined by the following equation:

$$
V_{\text{OUT}}(PFM) = V_{\text{NOM}} + \frac{1}{2} \left( \frac{f_{\text{SW}}}{f_{\text{OSC}}} \right) I_{\text{IDLE}} ESR
$$

where V<sub>NOM</sub> is the nominal output voltage, fosc is the maximum switching frequency set by the internal oscillator, fsw is the actual switching frequency, and  $I_{\text{IDLE}}$  is the idle mode inductor current when pulse skipping**.**



Figure 5. Dual Mode Feedback Decoder

Connect FB3 and FB5 to LDO5 to enable the fixed SMPS output voltages (3.3V and 5V, respectively), set by a preset, internal resistive voltage-divider connected between the output (CSL\_) and analog ground. Connect a resistive voltage-divider at FB\_ between the output (CSL\_) and GND to adjust the respective output voltage between 2V and 5.5V (Figure 5). Choose RFBLO (resistance from FB to GND) to be approximately  $10k\Omega$ and solve for RFBHI (resistance from the output to FB) using the equation:

$$
R_{FBHI} = R_{FBLO} \left( \frac{V_{OUT}}{V_{FB}} - 1 \right)
$$

where  $V_{FB}$  = 2V nominal.

When adjusting both output voltages, set the 3.3V SMPS lower than the 5V SMPS. LDO5 connects to the 5V output (CSL5) through an internal switch only when CSL5 is above the LDO5 bootstrap threshold (4.5V) and the soft-start sequence for the CSL5 side has completed. Bootstrapping works most effectively when the fixed output voltages are used. Once LDO5 is bootstrapped from CSL5, the internal 5V linear regulator turns off. This reduces the internal power dissipation and improves efficiency at higher input voltages.

#### Current-Limit Protection (ILIM)

The current-limit circuit uses differential current-sense inputs (CSH\_ and CSL\_) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold, the PWM controller turns off the high-side MOSFET (Figure 3). The actual



lowing equation:

maximum load current is less than the peak currentlimit threshold by an amount equal to half of the inductor ripple current. Therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle (VOUT/VIN).

In forced-PWM mode, the MAX17003/MAX17004 also implement a negative current limit to prevent excessive reverse inductor currents when  $V_{\text{OUT}}$  is sinking current. The negative current-limit threshold is set to approximately 120% of the positive current limit and tracks the positive current limit when ILIM is adjusted.

Connect ILIM to LDO5 for the 50mV default threshold, or adjust the current-limit threshold with an external resistor-divider at ILIM. Use a 2µA to 20µA divider current for accuracy and noise immunity. The current-limit threshold adjustment range is from 50mV to 200mV. In the adjustable mode, the current-limit threshold voltage equals precisely 1/10th the voltage seen at ILIM. The logic threshold for switchover to the default value is approximately VLDO5 - 1V.

Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the differential current-sense signals seen by CSH\_ and CSL\_. Place the IC close to the sense resistor with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.

#### MOSFET Gate Drivers (DH\_, DL\_)

The DH\_ and DL\_ drivers are optimized for driving moderate-sized high-side and larger low-side power MOSFETs. This is consistent with the low duty factor seen in notebook applications, where a large V<sub>IN</sub> -VOUT differential exists. The high-side gate drivers (DH\_) source and sink 2A, and the low-side gate drivers (DL\_) source 1.7A and sink 3.3A. This ensures robust gate drive for high-current applications. The DH floating high-side MOSFET drivers are powered by charge pumps at BST\_ while the DL\_ synchronous-rectifier drivers are powered directly by the fixed 5V linear regulator (LDO5).

Adaptive dead-time circuits monitor the DL\_ and DH\_ drivers and prevent either FET from turning on until the other is fully off. The adaptive driver dead-time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be a low-resistance, low-inductance path from the DL\_ and DH\_ drivers to the MOSFET gates for the adaptive dead-time circuits to work properly; otherwise, the sense circuitry in the MAX17003/MAX17004

interprets the MOSFET gates as "off" while charge actually remains. Use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1in from the driver).

The internal pulldown transistor that drives DL low is robust, with a  $0.6Ω$  (typ) on-resistance. This helps prevent DL\_ from being pulled up due to capacitive coupling from the drain to the gate of the low-side MOSFETs when the inductor node  $(LX_{-})$  quickly switches from ground to  $V_{IN}$ . Applications with high input voltages and long inductive driver traces may require additional gate-to-source capacitance to ensure fast-rising LX\_ edges do not pull up the low-side MOSFETs gate, causing shoot-through currents. The capacitive coupling between LX\_ and DL\_ created by the MOSFET's gate-to-drain capacitance  $(CGD = CrSS)$ , gate-to-source capacitance  $(CGS = CISS)$ - C<sub>GD</sub>), and additional board parasitics should not exceed the following minimum threshold:

$$
V_{GS(TH)} > V_{IN} \left( \frac{C_{RSS}}{C_{ISS}} \right)
$$

Lot-to-lot variation of the threshold voltage may cause problems in marginal designs.

#### Power-Good Output (PGDALL)

PGDALL is the open-drain output of a comparator that continuously monitors both SMPS output voltages for undervoltage conditions. PGDALL is actively held low in shutdown  $(\overline{\text{SHDN}} = \text{GND})$ , during soft-start, and softshutdown, and when either SMPS is disabled (either



Figure 6. Power-Good and Fault Protection

**MAXM** 

### **Table 5. Operating Modes Truth Table**



ON3 or ON5 low). Once the soft-start sequence terminates, PGDALL becomes high impedance as long as both SMPS outputs are above 90% of the nominal regulation voltage set by FB. PGDALL goes low once either SMPS output drops 10% below its nominal regulation point, an SMPS output overvoltage fault occurs, or ON\_ or SHDN is low. For a logic-level PGDALL output voltage, connect an external pullup resistor between PGDALL and LDO5. A 100kΩ pullup resistor works well in most applications.

#### Fault Protection

#### **Output Overvoltage Protection (OVP)— MAX17003 Only**

If the output voltage of either SMPS rises above 111% of its nominal regulation voltage and the OVP protection is enabled, the controller sets the fault latch, pulls PGDALL low, shuts down the SMPS controllers that tripped the fault, and immediately pulls DH\_ low and forces DL\_ high. This turns on the synchronous-rectifier MOSFETs with 100% duty, rapidly discharging the output capacitors and clamping both outputs to ground. However, immediately latching DL\_ high typically causes slightly negative output voltages due to the energy stored in the output LC at the instant the OVP occurs. If the load cannot tolerate a negative voltage, place a power Schottky diode across the output to act as a reverse-polarity clamp. If the condition that caused the

overvoltage persists (such as a shorted high-side MOS-FET), the battery blows. The other output is shut down using the soft-discharge feature with DL\_ forced low. Cycle LDO5 below 1V or toggle either ON3, ON5, or  $\overline{\text{SHDN}}$  to clear the fault latch and restart the SMPS controllers.

#### **Output Undervoltage Protection (UVP)**

Each SMPS controller includes an output UVP protection circuit that begins to monitor the output 6144 clock cycles (1/fOSC) after that output is enabled (ON\_ pulled high). If either SMPS output voltage drops below 70% of its nominal regulation voltage and the UVP protection is enabled, the UVP circuit sets the fault latch, pulls PGDALL low, and shuts down both controllers using the soft-discharge feature with DL\_ forced low. Cycle LDO5 below 1V or toggle either ON3, ON5, or SHDN to clear the fault latch and restart the SMPS controllers.

#### **Thermal-Fault Protection**

The MAX17003/MAX17004 feature a thermal fault-protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch, pulls PGDALL low, and shuts down both SMPS controllers using the soft-discharge feature with DL\_ forced low. Toggle either ON3, ON5, or SHDN to clear the fault latch and restart the controllers after the junction temperature cools by 15°C.

#### Auxiliary LDO Detailed Description

The MAX17003/MAX17004 include an auxiliary linear regulator (OUTA) that can be configured for 12V, ideal for PCMCIA power requirements, and for biasing the gates of load switches in a portable device. OUTA can also be configured for outputs from 1V to 23V. The auxiliary regulator has an independent ON/OFF control, allowing it to be shut down when not needed, reducing power consumption when the system is in a low-power state.

A flyback-winding control loop regulates a secondary winding output, improving cross-regulation when the primary output is lightly loaded or when there is a low inputoutput differential voltage. If  $V_{DRVA} < V_{OUTA}$ , the low-side switch is turned on for a time equal to 33% of the switching period. This reverses the inductor (primary) current, pulling current from the output filter capacitor and causing the flyback transformer to operate in forward mode. The low impedance presented by the transformer secondary in forward mode dumps current into the secondary output, charging up the secondary capacitor and bringing VINA - VOUTA back into regulation. The secondary feedback loop does not improve secondary output accuracy in normal flyback mode, where the main (primary) output is heavily loaded. In this condition, secondary output accuracy is determined by the secondary rectifier drop, transformer turns ratio, and accuracy of the main output voltage.

#### SMPS Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- **Input Voltage Range.** The maximum value (VIN(MAX)) must accommodate the worst-case, high AC-adapter voltage. The minimum value (VIN(MIN)) must account for the lowest battery voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- **Maximum Load Current.** There are two values to consider. The peak load current (ILOAD(MAX)) determines the instantaneous component stresses and filtering requirements and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components.
- **Switching Frequency.** This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and  $V_{IN}^2$ . The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- **Inductor Operating Point.** This choice provides trade-offs between size vs. efficiency and transient response vs. output ripple. Low inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output ripple due to increased ripple currents. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20% and 50% ripple current. When pulse skipping (SKIP low and light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.

#### Inductor Selection

The switching frequency and inductor operating point determine the inductor value as follows:

$$
L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}f_{OSC}L_{OAD(MAX)}LIR}
$$

For example:  $I_{LOAD(MAX)} = 5A$ ,  $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $f<sub>OSC</sub> = 300kHz$ , 30% ripple current or  $LIR = 0.3$ :

$$
L = \frac{5V \times (12V - 5V)}{12V \times 300kHz \times 5A \times 0.3} = 6.50 \mu H
$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Most inductor manufacturers provide inductors in standard values, such as 1.0µH, 1.5µH, 2.2µH, 3.3µH, etc. Also look for non-standard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values. For the selected inductance value, the actual peak-to-peak inductor ripple current (ΔI<sub>INDUCTOR</sub>) is defined by:

$$
\Delta I_{INDUCTOR} = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}f_{OSC}}
$$

*IVI AXI AVI*