## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller


#### Abstract

General Description The MAX17009 is a 2-phase, step-down interleaved fixed-frequency controller for AMD's ${ }^{\circledR}$ serial VID interface (SVI) CPU core supplies. Power-on detection of the CPU configures the MAX17009 as two independent single-phase regulators for a dual CPU core application, or one high-current, dual-phase, combined-output regulator for a unified core application. A reference buffer output (NBV_BUF) sets the voltage-regulation level for a North Bridge (NB) regulator, completing the total CPU cores and NB power requirements. The MAX17009 is fully AMD SVI compliant. Output voltages are dynamically changed through a 2-wire serial interface, allowing the switching regulator and the reference buffer to be individually programmed to different voltages. A programmable slew-rate controller enables controlled transitions between VID codes, soft-start limits the inrush current, and soft-shutdown brings the output voltage back down to zero without any negative ring.

Transient phase repeat improves the response of the fixed-frequency architecture. Independently programmable AC and DC droop and selectable offset improve stability and reduce the total output-capacitance requirement. A thermistor-based temperature sensor allows for a programmable thermal-fault output ( $\overline{\mathrm{VRHOT}})$. The MAX17009 includes thermal-fault protection, undervoltage protection (UVP), and selectable output overvoltage protection (OVP). When any of these protection features detect a fault, the controller shuts down. True differential current sensing improves current limit, load-line accuracy, and current balance when operating in combined mode. The MAX17009 has an adjustable switching frequency, allowing 100 kHz to 1.2MHz per-phase operation.


[^0]Pin Configuration appears at end of data sheet.

AMD is a registered trademark of Advanced Micro Devices, Inc.

Features

- Dual-Output, Fixed-Frequency, Core Supply Controller
- Separate or Combinable Outputs Detected at Power-Up
- Reference Buffer Output for NB Controller
- $\pm 0.4 \%$ Vout Accuracy Over Line, Load, and Temperature
- AMD SVI-Compliant Serial Interface
- 7-Bit On-Board DAC: 0 to +1.550V Output Adjust Range
- Dynamic Phase Selection Optimizes Active/Sleep Efficiency
- Transient Phase Repeat Reduces Output Capacitance
- True Out-of-Phase Operation Reduces Input Capacitance
- Integrated Boost Switches
- Programmable AC and DC Droop
- Programmable 100kHz to 1.2 MHz Switching Frequency
- Accurate Current Balance and Current Limit
- Adjustable Slew-Rate Control
- Power-Good (PWRGD) and Thermal-Fault (VRHOT) Outputs
- System Power-OK (PGD_IN) Input
- Drives Large Synchronous-Rectifier MOSFETs
- 4 V to 26 V Battery Input-Voltage Range
- Overvoltage, Undervoltage, and Thermal-Fault Protection
- Power Sequencing and Timing
- Soft-Startup and Soft-Shutdown
- < $1 \mu \mathrm{~A}$ Typical Shutdown Current

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | PKG <br> CODE |
| :---: | :---: | :--- | :---: |
| MAX17009GTL+ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 40 TQFN-EP*, <br> $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ | T4055-1 |

+Denotes a lead-free package.
*EP = Exposed pad.

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ABSOLUTE MAXIMUM RATINGS

| VDD1, VDD2, $\mathrm{V}_{\mathrm{CC}}$, VDDIo to GND_ PWRGD to GND | $\begin{aligned} & -0.3 \mathrm{~V} \text { to }+6 \mathrm{~V} \\ & -0.3 \mathrm{~V} \text { to }+6 \mathrm{~V} \end{aligned}$ |
| :---: | :---: |
| FBDC, FBAC, $\overline{\text { PRO }}$ to GND | -0.3 V to ( $\mathrm{VCC}+0.3 \mathrm{~V}$ ) |
| GNDS2, THRM, VRHOT to GND | ...-0.3V to +6V |
| CSP_, CSN_, ILIM to GND | -0.3V to +6V |
| SVC, SVD, PGD_IN to GND_ | -0.3V to +6V |
| NBV_BUF, $\overline{\text { NBSKP }}$ to GND | -0.3V to (Vcc + 0.3V) |
| REF, OSC, TIME, OPTION to GN | -0.3V to (VCC +0.3 V ) |
| BST1, BST2 to GND_. | ............-0.3V to +36V |
| BST1 to VDD1. | -0.3V to +30V |
| BST2 to VDD2 | -0.3V to +30V |
| LX1 to BST1. | -6V to +0.3V |
| LX2 to BST2 | -6V to +0.3V |


| DH1 to LX1 | -0.3V to (VBST1 + 0.3V) |
| :---: | :---: |
| DH2 to LX2 | -0.3V to (VBST2 + 0.3V) |
| DL1 to GND_ | .-0.3V to (VDD1 + 0.3V) |
| DL2 to GND | .-0.3V to (VDD2 + 0.3V) |
| GNDS1, GND | . 3 V |
| Continuous Po |  |
| Multilayer P | ve $\left.+70^{\circ} \mathrm{C}\right) . . . .2857 \mathrm{~mW}$ |
| Single-Laye | bove $+70^{\circ} \mathrm{C}$ ).. 1778 mW |
| Operating Tem | ...... $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Junction Tem | $+150^{\circ} \mathrm{C}$ |
| Storage Temp | - $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temper | $\ldots .+300^{\circ} \mathrm{C}$ |

X2 to BST2 $\quad-6 \mathrm{~V}$ to +0.3 V
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{D D 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS}$ _NB $=$ GNDS_ $=$ $\mathrm{GND}_{-}$, FBDC $_{-}=$FBAC_ $_{-}=\mathrm{CSP}_{-}=\mathrm{CSN}=1.2 \mathrm{~V}$, all DAC codes set to the 1.2 V code, $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLIES |  |  |  |  |  |  |
| Input Voltage Range | VIN | Drain of external high-side MOSFET | 4 |  | 26 | V |
|  | VBIAS | $V_{C C}, V_{\text {DD1 }}, V_{\text {DD2 }}$ | 4.5 |  | 5.5 |  |
|  | VDDIO |  | 1.0 |  | 2.7 |  |
| VCC Undervoltage-Lockout Threshold | VuvLo | VCC rising 50mV typical hysteresis | 4.10 | 4.25 | 4.45 | V |
| VCC Power-On Reset Threshold | VCC | Falling edge, typical hysteresis $=1.1 \mathrm{~V}$, faults cleared and DL_ forced high when VCC falls below this level |  | 1.8 |  | V |
| VDDIO Undervoltage-Lockout Threshold |  | VDDIO rising 100 mV typical hysteresis | 0.7 | 0.8 | 0.9 | V |
| Quiescent Supply Current (VCC) | ICC | Skip mode, FBDC_ forced above their regulation points |  | 5 | 10 | mA |
| Quiescent Supply Currents (VDD1, VDD2) | IDD1, IDD2 | Skip mode, FBDC_ forced above their regulation points |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Quiescent Supply Current (VDDIO) | IDDIO |  |  | 10 | 25 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VCC) |  | $\overline{\text { SHDN }}=$ GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Shutdown Supply Currents (VDD1, VDD2) |  | $\overline{\text { SHDN }}=\mathrm{GND}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VDDIO) |  | $\overline{\text { SHDN }}=$ GND |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Reference Voltage | $V_{\text {REF }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , no REF load | 1.986 | 2.000 | 2.014 | V |
| Reference Load Regulation |  | Sourcing: IREF $=0$ to $500 \mu \mathrm{~A}$ | -2 | -0.2 |  | mV |
|  |  | Sinking: IREF $=0$ to $-100 \mu \mathrm{~A}$ |  | 0.21 | 6.2 |  |
| REF Fault Lockout Voltage |  | Typical hysteresis $=85 \mathrm{mV}$ |  | 1.84 |  | V |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS} \_\mathrm{NB}=\mathrm{GNDS}=$ GND_, $\mathrm{FBDC}_{-}=$FBAC_ $=$CSP_ $=C S N_{-}=1.2 \mathrm{~V}$, all DAC codes set to the 1.2 V code, $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS}$ _NB $=G N D S-=$
 Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \overline{\mathrm{C}}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DROOP AND CURRENT BALANCE |  |  |  |  |  |  |  |
| DC Droop Amplifier Transconductance | $\mathrm{Gm}_{\mathrm{m}}\left(\mathrm{FBDC} C_{-}\right)$ | $\Delta_{\text {FBDC }} \_\left(\Delta \mathrm{V}_{\mathrm{CS}}\right)$, <br> $V_{\text {FBDC_ }}=V_{C S N_{-}}=1.2 \mathrm{~V}$, <br> $V_{C S P_{-}}-V_{C S N}=-60 m V$ to +60 mV |  | 0.97 | 1.00 | 1.03 | mS |
| DC Droop and Current-Balance Amplifier Offset |  | IFBDC_/Gm(FBDC_) |  | -1.5 |  | +1.5 | mV |
| AC Droop and Current-Balance Amplifier Transconductance | $\mathrm{Gm}_{\mathrm{m}}(\mathrm{FBAC}-)$ | ```\|lFBAC_(|VCS_), VFBAC_ = VCSN_ = 1.2V, VCSP_ - VCSN_ = -60mV to +60mV``` |  | 0.97 | 1.00 | 1.03 | mS |
| AC Droop and Current-Balance Amplifier Offset |  | IfBAC_/Gm(FBAC_) |  | -1.5 |  | +1.5 | mV |
| No-Load Positive Offset with Offset Enabled |  | Offset enabled, OPTION = REF or GND |  |  | 12.5 |  | mV |
| Transient Detection Threshold |  | Measured at FBDC_ with respect to steadystate FBDC_ regulation voltage, 5 mV hysteresis (typ), transient phase-repeat enabled, OPTION = OPEN or GND |  | -32 |  | -18 | mV |
| NB BUFFER |  |  |  |  |  |  |  |
| NBV_BUF Output Voltage Accuracy | VNBV_BUF | DAC codes from 0.8375 V to 1.5500 V |  | -0.4 |  | +0.4 | \% |
|  |  | DAC codes from 0.5000 V to 0.8250 V |  | -4 |  | +4 | mV |
|  |  | DAC codes below 0.4875V to 0.0125V |  | -10 |  | +10 | m |
| NBV_BUF Short-Circuit Current (Sets Slew Rate Together with External Capacitor CNBV_BUF) |  | DAC code set to 1.2V, VNBV_BUF $=0.4 \mathrm{~V}$ and 2 V | $\begin{array}{\|l\|} \hline \text { RTIME }=143 \mathrm{k} \Omega, \\ \text { INBV_BUF }=7.0 \mu \mathrm{~A} \\ \hline \end{array}$ | -10 |  | +10 | \% |
|  |  |  | RTIME $=35.7 \mathrm{k} \Omega$ to $357 \mathrm{k} \Omega$, INBV_BUF $=28 \mu \mathrm{~A}$ to $2.8 \mu \mathrm{~A}$ | -15 |  | +15 |  |
| GNDS_NB Input Range | VGNDS_NB |  |  | -200 |  | +200 | mV |
| GNDS_NB Gain | AGNDS_NB | $\Delta \mathrm{V}_{\text {NBV_BUF }} / \Delta \mathrm{V}_{\text {GNDS_NB, }}$ <br> $-200 \mathrm{mV} \leq \mathrm{V}_{\mathrm{GNDS}} \_\mathrm{NB} \leq+200 \mathrm{mV}$ |  | 0.95 | 1.00 | 1.05 | V/V |
| GNDS_NB Input Bias Current | IGNDS_NB |  |  | -2 |  | +2 | $\mu \mathrm{A}$ |
| FAULT DETECTION |  |  |  |  |  |  |  |
| Output Overvoltage Trip Threshold | Vovp_ | Measured at FBDC_, rising edge | Normal operation | 250 | 300 | 350 | mV |
|  |  |  | Output not in regulation after a downward VID transition | 1.80 | 1.85 | 1.90 | V |
|  |  |  | Minimum OVP threshold |  | 0.8 |  |  |
| Output Overvoltage FaultPropagation Delay | tovp | FBDC_ forced 25 mV above trip threshold |  |  | 10 |  | $\mu \mathrm{S}$ |
| Output Undervoltage-Protection Trip Threshold | Vuvp | Measured at FBDC_ with respect to unloaded output voltage |  | -450 | -400 | -350 | mV |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS} \_\mathrm{NB}=\mathrm{GNDS}=$
 Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Undervoltage FaultPropagation Delay | tuvp | FBDC_ forced 25 mV below trip threshold |  |  | 10 |  | $\mu \mathrm{s}$ |
| PWRGD Threshold |  | Measured at FBDC_ with respect to unloaded output voltage | Lower threshold, falling edge (undervoltage) | -350 | -300 | -250 | V |
|  |  | 15 mV hysteresis (typ) | Upper threshold, rising edge (overvoltage) | +150 | +200 | +250 |  |
| PWRGD Propagation Delay | tPWRGD_ | FBDC_ forced 25 mV outside the PWRGD trip thresholds |  |  | 10 |  | $\mu \mathrm{s}$ |
| PWRGD Output Low Voltage |  | ISINK $=4 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| PWRGD Leakage Current | IPWRGD_ | High state, PWRGD forced to 5.5V |  |  |  | 1 | $\mu \mathrm{A}$ |
| PWRGD Startup Delay and Transition Blanking Time | tBLANK | Measured from the time when FBDC_ reaches the target voltage based on the slew rate set by Rtime |  |  | 20 |  | $\mu \mathrm{s}$ |
| VRHOT Trip Threshold |  | Measured at THRM, with respect to $\mathrm{V}_{\mathrm{CC}}$, falling edge, 115 mV hysteresis (typ) |  | 29.5 | 30 | 30.5 | \% |
| VRHOT Delay | tVRHOT | THRM forced 25 mV below the $\overline{\text { VRHOT trip }}$ threshold, falling edge |  |  | 10 |  | $\mu \mathrm{S}$ |
| $\overline{\text { VRHOT Output Low Voltage }}$ |  | ISINK $=4 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| $\overline{\text { VRHOT Leakage Current }}$ |  | High state, VRHOT forced to 5V |  |  |  | 1 | $\mu \mathrm{A}$ |
| THRM Input Leakage |  |  |  | -100 |  | +100 | nA |
| Thermal-Shutdown Threshold | TSHDN | Hysteresis $=15^{\circ} \mathrm{C}$ |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| GATE DRIVERS |  |  |  |  |  |  |  |
| DH_ Gate-Driver On-Resistance | Ron(DH_) | $\begin{aligned} & \text { BST_- LX_ forced }_{\text {to } 5 \mathrm{~V}} \end{aligned}$ | High state (pullup) |  | 0.9 | 2.0 | $\Omega$ |
|  |  |  | Low state (pulldown) |  | 0.7 | 2.0 |  |
| DL_ Gate-Driver On-Resistance | Ron(DL) | DL_, high state |  |  | 0.7 | 2.0 | $\Omega$ |
|  |  | DL_, low state |  |  | 0.25 | 0.6 |  |
| DH_ Gate-Driver Source/Sink Current | IDH_ | DH_ forced to 2.5V, BST_ - LX_ forced to 5V |  |  | 2.2 |  | A |
| DL_ Gate-Driver Source Current | IDL_ (SOURCE) | DL_ forced to 2.5 V |  |  | 2.7 |  | A |
| DL_ Gate-Driver Sink Current | IDL_ (SINK) | DL_ forced to 2.5 V |  |  | 8 |  | A |
| Dead Time | tDH_DL | DH_ low to DL_ high |  | 15 | 25 | 40 | ns |
|  | tDL_DH | DL_ low to DH_ high |  | 9 | 20 | 35 |  |
| Internal Boost Diode Switch RoN |  | BST1 to $V_{D D 1}$, BST2 to $V_{D D 2 ;}$ measure with 10 mA of current |  |  | 10 | 20 | $\Omega$ |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS} \_\mathrm{NB}=\mathrm{GNDS}=$
 Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \overline{\mathrm{C}}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2-WIRE SVI BUS LOGIC INTERFACE |  |  |  |  |  |  |  |
| SVI Logic Input Current |  | SVC, SVD |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| SVI Logic Input Threshold |  | SVC, SVD, rising edge, hysteresis $=0.15 \mathrm{~V}$ DDIO |  | $\begin{gathered} 0.3 \times \\ \text { VDDIO }^{2} \end{gathered}$ |  | $\begin{gathered} 0.7 \times \\ V_{\text {DDIO }} \end{gathered}$ | V |
| SVC Clock Frequency | fsvc |  |  |  |  | 3.4 | MHz |
| START Condition Hold Time | thD, STA |  |  | 160 |  |  | ns |
| Repeated START Condition Setup Time | tSU,STA |  |  | 160 |  |  | ns |
| STOP Condition Setup Time | tsu,STO |  |  | 160 |  |  | ns |
| Data Hold | thD,DAT | A master hold time signal (re bridge the edge | internally provide a Ons for the SDA VIL of SCK signal) to region of SCL's falling |  |  | 70 | ns |
| Data Setup Time | tSU,DAT |  |  | 10 |  |  | ns |
| SVC Low Period | tLow |  |  | 160 |  |  | ns |
| SVC High Period | thigh |  |  | 60 |  |  | ns |
| SVC/SVD Rise and Fall Time | $\mathrm{t}_{\mathrm{R},} \mathrm{tF}^{\text {r }}$ | Measured | 90\% of VDDIO |  |  | 40 | ns |
| Pulse Width of Spike Suppression |  | Input filte noise sp | d SVC suppress 50ns |  | 20 |  | ns |
| INPUTS AND OUTPUTS |  |  |  |  |  |  |  |
| Logic Input Current |  | SHDN, PGD_IN |  | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  | $\overline{\text { PRO, OPTION }}$ |  | -3 |  | +3 |  |
| Logic Input Threshold |  | $\overline{\text { SHDN, }}$, rising edge, hysteresis $=225 \mathrm{mV}$ |  | 0.8 |  | 2.0 | V |
| Four-Level Input-Logic Levels |  | OPTION | High | $\begin{gathered} V_{C C}- \\ 0.4 \end{gathered}$ |  |  | V |
|  |  |  | Open | 3.15 |  | 3.85 |  |
|  |  |  | REF | 1.65 |  | 2.35 |  |
|  |  |  | Low |  |  | 0.4 |  |
| Tri-Level Input-Logic Levels |  | $\overline{\mathrm{PRO}}$ | High | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.4 \end{gathered}$ |  |  | V |
|  |  |  | Open | 3.15 |  | 3.85 |  |
|  |  |  | Low |  |  | 0.4 |  |
| PGD_IN Logic Input Threshold |  | PGD_IN |  | $\begin{gathered} 0.3 \times \\ \text { VDDIO } \end{gathered}$ |  | $\begin{gathered} 0.7 \times \\ \text { VDDIO } \end{gathered}$ | V |
| $\overline{\text { NBSKP Logic Output Voltage }}$ |  | Low state, ISINK = 3mA |  |  |  | 0.4 | V |
|  |  | High state, ISOURCE $=3 \mathrm{~mA}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.4 \end{gathered}$ |  |  |  |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS} \_\mathrm{NB}=\mathrm{GNDS}-=$ $\mathrm{GND}_{-}, \mathrm{FBDC}_{-}=\mathrm{FBAC}_{-}=\mathrm{CSP}_{-}=\mathrm{CSN}_{-}=1.2 \mathrm{~V}$, all DAC codes set to the 1.2 V code, $\mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0} \mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{1 0 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLIES |  |  |  |  |  |  |
| Input Voltage Range | VIN | Drain of external high-side MOSFET |  | 4 | 26 | V |
|  | VBIAS | VCC, VDD1, VDD2 |  | 4.5 | 5.5 |  |
|  | VDDIO |  |  | 1.0 | 2.7 |  |
| VCC Undervoltage-Lockout Threshold | VUVLO | VCC rising 50mV typical hysteresis |  | 4.10 | 4.45 | V |
| VDDIO Undervoltage-Lockout Threshold |  | VDDIO rising 100mV typical hysteresis |  | 0.8 | 0.9 | V |
| Quiescent Supply Current (VCC) | IcC | Skip mode, FBDC_ forced above their regulation points |  |  | 10 | mA |
| Quiescent Supply Currents (VDD1, VDD2) | IDD1, IDD2 | Skip mode, FBDC_ forced above their regulation points, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Quiescent Supply Current (VDDIO) | IDDIO |  |  |  | 25 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VCC) |  | $\overline{\text { SHDN }}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Shutdown Supply Currents (VDD1, VDD2) |  | $\overline{\mathrm{SHDN}}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VDDIO) |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Reference Voltage | VREF | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , no REF load |  | 1.98 | 2.02 | V |
| Reference Load Regulation |  | Sourcing: IREF $=0$ to $500 \mu \mathrm{~A}$ |  | -2 |  | mV |
|  |  | Sinking: IREF $=0$ to $-100 \mu \mathrm{~A}$ |  |  | 6.2 |  |
| MAIN SMPS CONTROLLERS |  |  |  |  |  |  |
| DC Output-Voltage Accuracy (Note 1) | Vout | DAC codes from 0.8375 V to 1.5500 V |  | -0.6 | +0.6 | \% |
|  |  | DAC codes from 0.5000 V to 0.8250 V |  | -6 | +6 | mV |
|  |  | DAC codes from 0.4875 V to 0.0125 V |  | -15 | +15 |  |
| GNDS_ Input Range | $\mathrm{V}_{\text {GNDS }}$ | Separate mode |  | -200 | +200 | mV |
| GNDS_ Gain | AGNDS_ | Separate: $\Delta \mathrm{V}_{\text {OUT_/ }} / \Delta \mathrm{V}_{\text {GNDS_, }}$, $-200 \mathrm{mV} \leq$ VGNDS_ $\leq+200 \mathrm{mV}$, Combined: $\Delta \mathrm{V}_{\text {OUT }} / \Delta \mathrm{V}_{\text {GNDS }}$, $-200 \mathrm{mV} \leq \mathrm{V}_{\mathrm{GNDS} 1} \leq+200 \mathrm{mV}$ |  | 0.95 | 1.05 | V/V |
| Combined-Mode Detection Threshold |  | GNDS2, detection after REFOK, latched, cleared by cycling SHDN |  | 0.7 | 0.9 | V |
| Switching-Frequency Accuracy | fosc | ROSC $=143 \mathrm{k} \Omega$ (fosc $=300 \mathrm{kHz}$ nominal) |  | -7.5 | +7.5 | \% |
|  |  | ROSC $=35.7 \mathrm{k} \Omega$ (fOSC $=1.2 \mathrm{MHz}$ nominal) to $432 \mathrm{k} \Omega$ (fosC $=99 \mathrm{kHz}$ nominal) |  | -10 | +10 |  |
| Maximum Duty Factor | DMAX |  |  | 90 |  | \% |
| Minimum On-Time | tonmin |  |  |  | 185 | ns |
| TIME Slew-Rate Accuracy |  | During transition | $\mathrm{R}_{\text {TIME }}=143 \mathrm{k} \Omega, \mathrm{SR}=6.25 \mathrm{mV} / \mathrm{\mu s}$ | -10 | +10 | \% |
|  |  |  | RTIME $=35.7 \mathrm{k} \Omega$ to $357 \mathrm{k} \Omega$, $\mathrm{SR}=25 \mathrm{mV} / \mu \mathrm{s}$ to $2.5 \mathrm{mV} / \mu \mathrm{s}$ | -15 | +15 |  |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS} \_\mathrm{NB}=\mathrm{GNDS}-=$ $\mathrm{GND}_{-}, \mathrm{FBDC}_{-}=\mathrm{FBAC}_{-}=\mathrm{CSP}_{-}=\mathrm{CSN}_{-}=1.2 \mathrm{~V}$, all DAC codes set to the 1.2 V code, $\mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{1 0 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT LIMIT |  |  |  |  |  |  |
| Current-Limit Threshold Tolerance | V Limit | $\begin{aligned} & \mathrm{V}_{\text {CSP_ }}-\mathrm{V}_{\text {CSN_ }}=0.05 \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {ILIM }}\right), \\ & \left(\text { VREF }-\mathrm{V}_{\text {ILM }}\right)=0.2 \mathrm{~V} \text { to } 1.0 \mathrm{~V} \end{aligned}$ |  | -3 | +3 | mV |
| Idle Mode Threshold Tolerance | VIDLE | VCSP_- VCSN_, SKIP mode, $0.15 \times$ VLIMIT |  | -1.5 | +1.5 | mV |
| CS_ Common-Mode Input Range |  | CSP_ and CSN_ |  | 0 | 2 | V |
| Phase Disable Threshold |  | CSP2 |  | 3 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.4 \end{gathered}$ | V |
| DROOP AND CURRENT BALANCE |  |  |  |  |  |  |
| DC Droop Amplifier Transconductance | $\left.\mathrm{Gm}_{\mathrm{m}}(\mathrm{FBDC})_{-}\right)$ | $\begin{array}{\|l} \hline \Delta_{\text {FBDC_- }} /\left(\Delta V_{C S}-\right), \\ V_{\text {FBDC_ }}=V_{C S N}=1.2 V, \\ V_{\text {CSP_ }}-V_{C S N-}=-60 \mathrm{mV} \text { to }+60 \mathrm{mV} \\ \hline \end{array}$ |  | 0.97 | 1.03 | mS |
| DC Droop Amplifier Offset |  | IFBDC_/Gm(FBDC_) |  | -1.5 | +1.5 | mV |
| AC Droop and Current-Balance Amplifier Transconductance | $\mathrm{Gm}_{\mathrm{m}}(\mathrm{FBAC}-)$ | ```\Delta\| FBAC_/(\DeltaV}\mp@subsup{V}{CS_}{\prime}) VFBAC_ = VCSN_ = 1.2V, VCSP_ - VCSN_ = -60mV to +60mV``` |  | 0.97 | 1.03 | mS |
| AC Droop and Current-Balance Amplifier Offset |  | IfBAC_/Gm(FBAC_) |  | -1.5 | +1.5 | mV |
| Transient-Detection Threshold |  | Measured at FBDC_ with respect to steady-state FBDC_ regulation voltage, 5 mV hysteresis (typ), transient phase repeat enabled, OPTION = OPEN or GND |  | -32 | -18 | mV |
| NB BUFFER |  |  |  |  |  |  |
| NBV_BUF Output-Voltage Accuracy | VNBV_BUF | DAC codes from 0.8375 V to 1.5500 V |  | -0.6 | +0.6 | \% |
|  |  | DAC codes from 0.5000 V to 0.8250 V |  | -6 | +6 |  |
|  |  | DAC codes from 0.4875 V to 0.0125 V |  | -15 | +15 | mV |
| NBV_BUF Short-Circuit Current (Sets Slew Rate Together with External Capacitor CNBV_BUF) |  | DAC code set to 1.2V, VNBV_BUF $=0.4 \mathrm{~V}$ and 2 V | $\begin{aligned} & \text { RTIME }=143 \mathrm{k} \Omega, \\ & \text { INBV_BUF }=7.0 \mu \mathrm{~A} \end{aligned}$ | -10 | +10 | \% |
|  |  |  | RTIME $=35.7 \mathrm{k} \Omega$ to $357 \mathrm{k} \Omega$, INBV_BUF $=28 \mu \mathrm{~A}$ to $2.8 \mu \mathrm{~A}$ | -15 | +15 |  |
| GNDS_NB Input Range | VGNDS_NB |  |  | -200 | +200 | mV |
| GNDS_NB Gain | AGNDS_NB | $\Delta \mathrm{V}_{\text {NBV_BUF }} / \Delta \mathrm{V}_{\text {GNDS_NB, }}$ $-200 \mathrm{mV} \leq$ VGNDS_NB $\leq+200 \mathrm{mV}$ |  | 0.95 | 1.05 | V/V |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD} \_I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS} \_\mathrm{NB}=\mathrm{GNDS}==$ $\mathrm{GND}_{-}, \mathrm{FBDC}_{-}=\mathrm{FBAC}_{-}=\mathrm{CSP}_{-}=\mathrm{CSN}_{-}=1.2 \mathrm{~V}$, all DAC codes set to the 1.2 V code, $\mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0} \mathbf{0}$ to $+\mathbf{1 0 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)


## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## MAX17009

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=\overline{\mathrm{SHDN}}=\mathrm{PGD}_{-} I \mathrm{~N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.8 \mathrm{~V}, \overline{\mathrm{PRO}}=\mathrm{OPTION}=\mathrm{GNDS} \_\mathrm{NB}=\mathrm{GNDS}-=$ GND_, FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2 V code, $\mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 1 0 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS AND OUTPUTS |  |  |  |  |  |  |
| Logic Input Threshold |  | $\overline{\text { SHDN, }}$, rising edge, hysteresis $=225 \mathrm{mV}$ |  | 0.8 | 2.0 | V |
| Four-Level Input Logic Levels |  | OPTION | High | $\begin{gathered} V_{C C}- \\ 0.4 \end{gathered}$ |  | V |
|  |  |  | Open | 3.15 | 3.85 | V |
|  |  |  | REF | 1.65 | 2.35 |  |
|  |  |  | Low |  | 0.4 |  |
| Tri-Level Input Logic Levels |  | $\overline{\mathrm{PRO}}$ | High | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.4 \end{gathered}$ |  | V |
|  |  |  | Open | 3.15 | 3.85 |  |
|  |  |  | Low |  | 0.4 |  |
| PGD_IN Logic Input Threshold |  | PGD_IN |  | $\begin{gathered} 0.3 \times \\ \text { VDDIO }^{2} \end{gathered}$ | $\begin{gathered} 0.7 \times \\ \text { VDDIO }^{2} \end{gathered}$ | V |

Note 1: When the inductor is in continuous conduction, the output voltage has a DC regulation level lower than the error comparator threshold by $50 \%$ of the ripple. In discontinuous conduction, the output voltage will have a DC regulation level higher than the error comparator threshold by $50 \%$ of the ripple.
Note 2: Specifications to $T_{A}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.


Figure 1. Timing Definitions Used in the Electrical Characteristics

# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 

## Typical Operating Characteristics

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



SMPS OUTPUT OFFSET VOLTAGE DISTRIBUTION


FBDC TRANSCONDUCTANCE
DISTRIBUTION


NO-LOAD SUPPLY CURRENT vs. INPUT VOLTAGE


NBV_BUF OFFSET VOLTAGE DISTRIBUTION


STARTUP WAVEFORMS (HEAVY LOAD)


# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 

## Typical Operating Characteristics (continued)

(Circuit of Figure 2, $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


2-PHASE LOAD TRANSIENT (-1.2mV/A DROOP)


## 2-PHASE TRANSIENT PHASE REPEAT

(-1.2mV/A DROOP)


## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

Typical Operating Characteristics (continued)
(Circuit of Figure 2, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 

Pin Description

| PIN | NAME | FUNCTION |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | PWRGD | Open-Drain, Power-Good Output. PWRGD indicates when both SMPSs are in regulation. PWRGD is forced high impedance whenever the slew-rate controller is active (output-voltage transitions). After output-voltage transitions, except during power-up and power-down, if FBDC_ is in regulation, then PWRGD is high impedance. <br> During startup, PWRGD is held low an additional $20 \mu$ s after the MAX17009 reaches the startup boot voltage set by the SVC, SVD pins. The MAX17009 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by rising SHDN. PWRGD is forced low in shutdown. <br> When in pulse-skipping mode, the upper PWRGD threshold comparator is blanked during a lower VID transition. The upper PWRGD threshold comparator is reenabled once the output is in regulation (Figure 4) |  |  |  |
| 2 | NBV_BUF | North Bridge Buffered Reference Voltage. This output is connected to the REFIN input of the NB controller (switcher or LDO) to set the NB regulator voltage. The NBV_BUF output current is set by the TIME resistor. The NBV_BUF current and the total output capacitance set the NBV_BUF slew rate: $\begin{gathered} \text { INBV_BUF }=(7 \mu A) \times(143 \mathrm{k} \Omega / \text { RTIME }) \\ \text { NBV_BUF Slew rate }=\text { INBV_BUF } / \text { CNBV_BUF }^{\text {N }} \end{gathered}$ <br> INBV_BUF is the same during startup, shutdown, and any VID transition. <br> Bypass to GND with a 100 pF minimum low-ESR (ceramic) capacitor at the NBV_BUF pin. |  |  |  |
| 3 | $\overline{\text { SHDN }}$ | Shutdown Control Input. Connect high ( 2 V to $\mathrm{V}_{\mathrm{CC}}$ ) for normal operation. Connect to ground to put the IC into its $1 \mu \mathrm{~A}$ max shutdown state. <br> During startup, the SMPS output voltages and the NBV_BUF voltage are ramped up to the voltage set by the SVC, SVD inputs. The SMPSs start up and shut down at a fixed slew rate of $1 \mathrm{mV} / \mathrm{\mu s}$. |  |  |  |
|  |  | SVC | SVD | BOOT VOLTAGE (Vвоот) ( $\overline{\mathrm{PRO}}=\mathrm{Vcc}$ OR GND) | BOOT VOLTAGE (VBOOT) ( $\overline{\text { PRO }}=\mathbf{O P E N}$ ) |
|  |  | 0 | 0 | 1.1 | 1.1 |
|  |  | 0 | 1 | 1.0 | 1.2 |
|  |  | 1 | 0 | 0.9 | 1.0 |
|  |  | -1 | 1 | 0.8 | 0.8 |
|  |  | The MAX17009 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by rising $\overline{\text { SHDN }}$. |  |  |  |
| 4 | REF | 2.0V Reference Output. Bypass to GND with a $1 \mu \mathrm{~F}$ maximum low-ESR (ceramic) capacitor. REF sources up to $500 \mu \mathrm{~A}$ for external loads. Loading REF degrades output accuracy, according to the REF load-regulation error. |  |  |  |
| 5 | ILIM | Current-Limit Adjust Input. The positive current-limit threshold voltage is precisely $1 / 20$ of the voltage between REF and ILIM over a 0.2 V to 1.0 V range of $\mathrm{V}\left(\right.$ REF, ILIM). The $\mathrm{I}_{\mathrm{MIN}}$ minimum current-limit threshold voltage in skip mode is precisely $15 \%$ of the corresponding positive current-limit threshold voltage. |  |  |  |
| 6 | OSC | Oscillator Adjustment Input. Connect a resistor (ROSC) between OSC and GND to set the switching frequency (per phase): $\text { fosc }=300 \mathrm{kHz} \times 143 \mathrm{k} \Omega / \text { Rosc }$ <br> A $35.7 \mathrm{k} \Omega$ to $432 \mathrm{k} \Omega$ corresponds to switching frequencies of 1.2 MHz to 100 kHz , respectively. Switching-frequency selection is limited by the minimum on-time. See the Switching frequency bullet in the SMPS Design Procedure section. |  |  |  |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 7 | TIME | Slew-Rate Adjustment Pin. Connect a resistor RTIME from TIME to GND to set the internal slew rate: $\begin{aligned} \text { PWM Slew rate } & =(6.25 \mathrm{mV} / \mu \mathrm{s}) \times\left(143 \mathrm{k} \Omega / \text { RTIME }^{\text {P }}\right. \\ \text { NBV_BUF Slew rate } & =(7 \mu \mathrm{~A}) \times\left(143 \mathrm{k} \Omega / \mathrm{RTIME}^{2} / \mathrm{C}_{\text {NBV_BUF }}\right. \end{aligned}$ <br> where RTIME is between $35.7 \mathrm{k} \Omega$ and $357 \mathrm{k} \Omega$ for corresponding slew rates between $25 \mathrm{mV} / \mu \mathrm{s}$ to $2.5 \mathrm{mV} / \mu \mathrm{s}$, respectively, for the SMPSs, and NBV_BUF currents between $28 \mu \mathrm{~A}$ and $2.8 \mu \mathrm{~A}$, respectively, for the NBV_BUF. <br> This slew rate applies to both upward and downward VID transitions, and to the transition from boot mode to VID mode. Downward VID transition slew rate can appear slower because the output transition is not forced by the SMPS. <br> The SMPS slew rate for startup and shutdown is fixed at $1 \mathrm{mV} / \mathrm{\mu s}$. <br> The NBV_BUF slew rate is the same during startup, shutdown, and normal VID transitions. |
| 8 | SVC | Serial VID Clock. During the power-up sequence and in debug mode, SVC is the MSB of the 2-bit VID DAC. |
| 9 | SVD | Serial VID Data. During the power-up sequence and in debug mode, SVD is the LSB of the 2-bit VID DAC. |
| 10 | THRM | Input of Internal Comparator. Connect the output of a resistor- and thermistor-divider (between $\mathrm{V}_{\mathrm{CC}}$ and GND) to THRM. Select the components so the voltage at THRM falls below $1.5 \mathrm{~V}\left(30 \%\right.$ of $\left.\mathrm{V}_{\mathrm{CC}}\right)$ at the desired high temperature. |
| 11 | GNDS2 | SMPS2 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS2 internally connects to a transconductance amplifier that fine tunes the output voltage compensating for voltage drops from the regulator ground to the load ground. <br> Connect GNDS2 above 0.9 V combined-mode operation (unified core). When operating in combined mode, GNDS1 is used as the remote ground-sense input. |
| 12 | FBDC2 | Output of the DC Voltage-Positioning Transconductance Amplifier for SMPS2. Connect a resistor RFBDC2 between FBDC2 and the positive side of the feedback remote sense to set the DC steady-state droop based on the voltage-positioning gain requirement: $R_{\text {FBDC2 }}=\text { RDROOPDC } /(\text { RSENSE2 } \times \text { Gm(FBDC2) })$ <br> where RDROOPDC is the desired voltage positioning slope and $G_{m(F B D C 2)}=1 \mathrm{mS}$ typ. RSENSE2 is the value of the current-sense resistor that is used to provide the (CSP2, CSN2) current-sense voltage. To disable the load-line, short FBDC2 to the positive remote-sense point. FBDC2 is high impedance in shutdown. |
| 13 | FBAC2 | Output of the AC Voltage-Positioning Transconductance Amplifier for SMPS2. The resistance between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop: $\text { RFBAC2 }=\text { RDROOPAC } /\left(\text { RSENSE2 } \times \operatorname{Gm}_{(\text {FBAC2 })}\right)$ <br> where RDROOPAC is the transient (AC) voltage-positioning slope that provides an acceptable tradeoff between stability and load transient response, $\mathrm{G}_{\mathrm{m}}$ (FBAC2) and RSENSE2 is the value of the current-sense resistor that is used to provide the (CSP2, CSN2) current-sense voltage. <br> The maximum difference between transient (AC) droop and DC droop should not exceed $\pm 80 \mathrm{mV}$ at the maximum allowed load current (DC droop is set at the FBDC2 pin). <br> Internally, V(FBDC2 - GNDS2) goes to the internal voltage integrator (slow DC loop), whereas V(FBAC2 GNDS2) goes to the error comparator (fast transient loop). <br> FBAC2 is high impedance in shutdown. <br> Note: The AC and DC droop cannot be different by more than $\pm 3 \mathrm{mV} / \mathrm{A}$. |
| 14 | VDDIO | CPU I/O Voltage (1.8V or 1.5 V ). Logic thresholds for SVD and SVC are relative to the voltage at VDDIO. |
| 15 | GNDS_NB | North Bridge Feedback Remote-Sense Input, Negative Side. Normally connected to GND directly at the load. GNDS_NB internally connects to a transconductance amplifier that fine tunes the NBV_BUF output voltage compensating for voltage drops from the regulator ground to the load ground. |

# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 16 | CSN2 | Negative Current-Sense Input for SMPS2. Connect to the negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. |
| 17 | CSP2 | Positive Current-Sense Input for SMPS2. Connect to the positive side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. Connect CSP2 to $\mathrm{V}_{\mathrm{C}}$ to disable SMPS2. This allows the MAX17009 to operate as a 1-phase regulator. |
| 18 | VCC | Controller Supply Voltage. Connect to a 4.5 V to 5.5 V source. Bypass to GND with $1 \mu \mathrm{~F}$ minimum. A VCC UVLO event that occurs while the IC is functioning is latched, and can only be cleared by cycling $\mathrm{V}_{\mathrm{CC}}$ power or by toggling SHDN. |
| 19 | $\overline{\text { NBSKP }}$ | North Bridge Skip Push-Pull Control Output. When $\overline{\text { NBSKP }}$ is high, the NB switching regulator is set to forced-PWM mode. When $\overline{\text { NBSKP }}$ is low, the NB switching regulator is set to pulse-skipping mode. The $\overline{\text { NBSKP }}$ level is set through the serial interface during normal operation. <br> $\overline{\text { NBSKP }}$ is high in shutdown and during soft-shutdown. <br> $\overline{\text { NBSKP }}$ is high in startup until commanded otherwise. |
| 20 | DH2 | SMPS2 High-Side, Gate-Driver Output. DH2 swings from LX2 to BST2. Low in shutdown. |
| 21 | LX2 | SMPS2 Inductor Connection. LX2 is the internal lower supply rail for the DH2 high-side gate driver. Also used as an input to phase 2's zero-crossing comparator. |
| 22 | BST2 | Boost Flying-Capacitor Connection for the DH2 High-Side Gate Driver. An internal switch between VDD2 and BST2 charges the flying capacitor during the time the low-side FET is on. |
| 23 | VDD2 | Supply Voltage Input for the DL2 Driver. VDD2 is also the supply voltage used to internally recharge the BST2 flying capacitor during the off-time of phase 2. Connect $V_{\text {DD2 }}$ to the 4.5 V to 5.5 V system supply voltage. Bypass VDD2 to GND with a $1 \mu \mathrm{~F}$ or greater ceramic capacitor. |
| 24 | DL2 | SMPS2 Low-Side Gate-Driver Output. DL2 swings from GND2 to VDD2. DL2 is forced low in shutdown. DL2 is also forced high when an output overvoltage fault is detected. DL2 is forced low in skip mode after an inductor current zero crossing (GND2 - LX2) is detected. |
| 25 | GND2 | Power Ground for SMPS2. Ground connection for the DL2 driver. Also used as an input to SMPS2's zerocrossing comparator. GND1 and GND2 are internally connected. |
| 26 | GND1 | Power Ground for SMPS1. Ground connection for the DL1 driver. Also used as an input to SMPS1's zerocrossing comparator. GND1 and GND2 are internally connected. |
| 27 | DL1 | SMPS1 Low-Side, Gate-Driver Output. DL1 swings from GND1 to VDD1. DL1 is forced low in shutdown. DL1 is also forced high when an output overvoltage fault is detected. DL1 is forced low in skip mode after an inductor current zero crossing (GND1-LX1) is detected. |
| 28 | $V_{\text {DD1 }}$ | Supply Voltage Input for the DL1 Driver. VDD1 is also the supply voltage used to internally recharge the BST1 flying capacitor during the off-time of phase 1 . Connect $\mathrm{V}_{\mathrm{DD} 1}$ to the 4.5 V to 5.5 V system supply voltage. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND with a $1 \mu \mathrm{~F}$ or greater ceramic capacitor. |
| 29 | BST1 | Boost Flying-Capacitor Connection for the DH1 High-Side Gate Driver. An internal switch between VDD1 and BST1 charges the flying capacitor during the time the low-side FET is on. |
| 30 | LX1 | SMPS1 Inductor Connection. LX1 is the internal lower supply rail for the DH1 high-side gate driver. Also used as an input to phase 1's zero-crossing comparator. |
| 31 | DH1 | SMPS1 High-Side, Gate-Driver Output. DH1 swings from LX1 to BST1. Low in shutdown. |
| 32 | VRHOT | Open-Drain Output of Internal Comparator. $\overline{\text { VRHOT }}$ is pulled low when the voltage at THRM goes below $1.5 \mathrm{~V}\left(30 \%\right.$ of $\left.\mathrm{V}_{\mathrm{CC}}\right)$. $\overline{\mathrm{VRHOT}}$ is high impedance in shutdown. |

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

| PIN | NAME | FUNCTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 33 | $\overline{\text { PRO }}$ | Protection Disable. $\overline{\mathrm{PRO}}$ also sets the MAX17009 in debug mode. <br> Connect $\overline{\text { PRO }}$ high to disable OVP protection. <br> Connect $\overline{\mathrm{PRO}}$ to GND to enable OVP protection. <br> When $\overline{\text { PRO }}$ is floated, the MAX17009 disables the OVP protection and also enters debug mode (see the $\overline{\text { SHDN }}$ pin description). When PGD_IN is low in debug mode, the MAX17009 DAC voltages are set by the 2-bit boot VID. When PGD_IN is high, the MAX17009 changes to serial VID mode. |  |  |
| 34 | CSP1 | Positive Current-Sense Input for SMPS1. Connect to the positive side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. |  |  |
| 35 | CSN1 | Negative Current-Sense Input for SMPS1. Connect to the negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. |  |  |
| 36 | PGD_IN | System Power-Good Input. Indicates to the MAX17009 that the system is ready to enter serial VID mode. PGD_IN is low when SHDN first goes high, the MAX17009 decodes the boot VID to determine the boot voltage. The boot VID can be changed dynamically while PGD_IN remains low and PWRGD. The boot VID is stored after PWRGD goes high. <br> PGD_IN goes high after the MAX17009 reaches the boot voltage. This indicates that the SVI block is active, and the MAX17009 starts to respond to the serial-interface commands. <br> After PGD_IN has gone high, if at anytime PGD_IN should go low, the MAX17009 regulates to the previously stored boot VID. |  |  |
|  |  | Four-Level Input to Enable Offset and Transient-Phase Repeat |  |  |
|  |  | OPTION | OFFSET ENABLED | TRANSIENT-PHASE REPEAT ENABLED |
|  |  | VCC | 0 | 0 |
|  |  | OPEN | 0 | 1 |
|  |  | REF | 1 | 0 |
|  |  | GND | 1 | 1 |
| 37 | OPTION | When OFFSET is enabled, the MAX17009 enables a fixed +12.5 mV offset on each of the SMPS VID codes after PGD_IN goes high. This configuration is intended for applications that implement a loadline. An external resistor at FBDC_ sets the load-line. The offset can be disabled by setting the PSI_L bit to zero through the serial interface. <br> When OFFSET is disabled, the intended application has no load-line, and the FBDC_ pins are directly connected to the remote-sense points. <br> Transient phase repeat allows the MAX17009 to reenable the current phase in response to a load transient, even after that phase has finished its on-pulse. |  |  |
| 38 | FBAC1 | Output of the AC Voltage-Positioning Transconductance Amplifier for SMPS1. The resistance between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop: $\text { RFBAC1 } \left.=\text { RDROOPAC } /\left(\operatorname{RSENSE1} \times \operatorname{Gm}_{\text {mbaC1 }}\right)\right)$ <br> where RDROOPAC is the transient (AC) voltage-positioning slope that $\overline{\text { PROvides an acceptable tradeoff }}$ between stability and load-transient response, $\mathrm{Gm}_{\mathrm{m}}($ FBAC1) and RSENSE1 is the value of the current-sense resistor that is used to $\overline{\mathrm{PRO}}$ vide the (CSP1, CSN1) current-sense voltage. <br> The maximum difference between transient (AC) droop and DC droop should not exceed $\pm 80 \mathrm{mV}$ at the maximum allowed load current (DC droop is set at the FBDC2 pin). <br> Internally, V(FBDC1 - GNDS1) goes to the internal voltage integrator (slow DC loop), whereas V(FBAC1 - GNDS1) goes to the error comparator (fast-transient loop). <br> FBAC1 is high impedance in shutdown. <br> Note: The AC and DC droop cannot be different by more than $\pm 3 \mathrm{mV} / \mathrm{A}$. |  |  |

# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 39 | FBDC1 | Output of the DC Voltage-Positioning Transconductance Amplifier for SMPS1. Connect a resistor <br> RFBDC1 between FBDC1 and the positive side of the feedback remote sense to set the DC steady- <br> state droop based on the voltage-positioning gain requirement: <br> Rhere RDROOPDC is the desired voltage-positioning slope and Gm(FBDC1) $=1 \mathrm{mS}$ typ. RSENSE1 is the |
| 40 | GNDS1when <br> value of the current-sense resistor that is used to PROvide the (CSP1, CSN1) current-sense voltage. <br> To disable the load-line, short FBDC2 to the positive remote-sense point. <br> FBDC1 is high impedance in shutdown. |  |
| EP | EPSMPS1 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS1 internally <br> connects to a transconductance amplifier that fine tunes the output voltage compensating for voltage <br> drops from the regulator ground to the load ground. <br> GNDS1 is the remote ground-sense input in combined-mode operation. |  |

Table 1 shows the component selection for standard applications and Table 2 lists component suppliers.
Table 1. Component Selection for Standard Applications

| COMPONENT | $\begin{gathered} \mathrm{V}_{\text {IN }}=7 \mathrm{~V} \text { TO 20V } \\ \mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}-1.3 \mathrm{~V} / 18 \mathrm{~A} \text { PER PHASE } \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V} \text { TO 14V } \\ \mathrm{V}_{\text {OUT }_{-}=}=1.0 \mathrm{~V}-1.3 \mathrm{~V} / 18 \mathrm{~A} \text { PER PHASE } \end{gathered}$ |
| :---: | :---: | :---: |
| MODE | Separate, 2-phase mobile (GNDS2 not high) | Separate, 2-phase mobile (GNDS2 not high) |
| Switching Frequency | $\begin{aligned} & 280 \mathrm{kHz} \\ & (\text { ROSC }=154 \mathrm{k} \Omega) \end{aligned}$ | $\begin{aligned} & 600 \mathrm{kHz} \\ & (\text { Rosc }=71.5 \mathrm{k} \Omega) \end{aligned}$ |
| CIN_, Input Capacitor (per Phase) | (2) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ <br> Taiyo Yuden TMK432BJ106KM | (2) $10 \mu \mathrm{~F}, 16 \mathrm{~V}$ <br> Taiyo Yuden TMK432BJ106KM |
| Cout_, Output Capacitor (per Phase) | (2) $470 \mu \mathrm{~F}, 2 \mathrm{~V}, 6 \mathrm{~m} \Omega$, low-ESR capacitor NEC/Tokin PSGD0E477M6 or Panasonic EEFUDOD471L6 | (2) $330 \mu \mathrm{~F}, 2.5 \mathrm{~V}, 6 \mathrm{~m} \Omega$, <br> low-ESR capacitor <br> Panasonic EEFSDOD331XR |
| NH_ High-Side MOSFET | (1) Fairchild semi FDMS8690 | (1) International Rectifier IRF7811W |
| NL_ Low-Side MOSFET | (2) Vishay Si7336ADP | (2) Fairchildsemi FDMS8660S |
| DL_ Schottky Rectifier | 3A, 40V Schottky diode Central Semiconductor CMSH3-40 | None |
| L_ Inductor | $0.45 \mu \mathrm{H}, 30 \mathrm{~A}, 1.1 \mathrm{~m} \Omega$ power inductor TOKO FDUE1040D-R45M or NEC/Tokin MPC1040LR45 | $0.22 \mu \mathrm{H}, 25 \mathrm{~A}, 1 \mathrm{~m} \Omega$ power inductor NEC/Tokin MPC0730LR20 |

Note: Mobile applications should be designed for separate mode operation. Component selection dependent on AMD CPU AC and DC specifications.

# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 

Table 2. Component Suppliers

| MANUFACTURER | WEBSITE |
| :--- | :--- |
| AVX | www.avxcorp.com |
| BI Technologies | www.bitechnologies.com |
| Central Semiconductor | www.centralsemi.com |
| Fairchild Semiconductor | www.fairchildsemi.com |
| International Rectifier | www.irf.com |
| KEMET | www.kemet.com |
| NEC Tokin | www.nec-tokin.com |
| Panasonic | www.panasonic.com |

## Standard Application Circuits

The MAX17009 standard application circuit (Figure 2) generates two independent 18A outputs for AMD mobile CPU applications. See Table 1 for component selections. Table 2 lists the component manufacturers.

## Detailed Description

The MAX17009 consists of a dual-fixed-frequency PWM controller that generates the supply voltage for two independent CPU cores. A reference buffer output (NBV_BUF) sets the regulation voltage for a separate NB regulator. The CPU cores can be configured as independent outputs, or as a combined output based on the GNDS2 pin strap (GNDS2 pulled to $1.5 \mathrm{~V}-1.8 \mathrm{~V}$, which are the respective voltages for DDR3 and DDR2).
Both SMPS outputs and the NB buffer can be programmed to any voltage in the VID table (see Table 4) using the SVI. The CPU is the SVI bus master, while the MAX17009 is the SVI slave. Voltage transitions are commanded by the CPU as a single-step command from one VID code to another. The MAX17009 slews the SMPS outputs at the slew rate programmed by the external RTIME resistor. For the NB buffer, the slew rate is set by the combination of RTIME and the total capacitance on the output of the buffer.
By default, the MAX17009 SMPSs are always in pulseskip mode. In separate mode, the PSI_L bit does not change the mode of operation, but removes the +12.5 mV offset, if enabled by the OPTION pin. In combined mode, the PSI_L bit removes the +12.5 mV offset and switches from 2-phase to 1-phase operation. The NB_SKP output always follows the state of PSI_L for the NB regulator.

| MANUFACTURER | WEBSITE |
| :--- | :--- |
| Pulse | www.pulseeng.com |
| Renesas | www.renesas.com |
| SANYO | www.secc.co.jp |
| Siliconix (Vishay) | www.vishay.com |
| Sumida | www.sumida.com |
| Taiyo Yuden | www.t-yuden.com |
| TDK | www.component.tdk.com |
| TOKO | www.tokoam.com |

+5V Bias Supply (VCC, VDD) The MAX17009 requires an external 5 V bias supply in addition to the battery. Typically, this 5 V bias supply is the notebook's main $95 \%$-efficient 5 V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5 V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers.
The 5V bias supply powers both the PWM controller and internal gate-drive power, so the maximum current drawn is:

$$
\mathrm{IBIAS}=\mathrm{ICC}+\mathrm{fswQ}=10 \mathrm{~mA} \text { to } 60 \mathrm{~mA}(\text { typ })
$$

where ICC is provided in the Electrical Characteristics table, and $\mathrm{fs}^{2} \mathrm{QQG}_{\mathrm{G}}$ (per phase) is the driver's supply current, as defined in the MOSFET's data sheet. If the +5 V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

Switching Frequency (OSC) Connect a resistor (ROSC) between OSC and GND to set the switching frequency (per phase):

$$
\text { fsw }=300 \mathrm{kHz} \times 143 \mathrm{k} \Omega / \text { Rosc }
$$

A $35.7 \mathrm{k} \Omega$ to $432 \mathrm{k} \Omega$ corresponds to switching frequencies of 1.2 MHz to 100 kHz , respectively. High-frequency $(1.2 \mathrm{MHz})$ operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency ( 100 kHz ) operation offers the best overall efficiency at the expense of component size and board space. Minimum on-time (ton(MiN)) must also be taken into consideration. See the Switching frequency bullet in the SMPS Design Procedure section.

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller



Figure 2. Standard Application Circuit

# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 


#### Abstract

Interleaved Multiphase Operation The MAX17009 interleaves both phases-resulting in $180^{\circ}$ out-of-phase operation that minimizes the input and output filtering requirements, reduces electromagnetic interference (EMI), and improves efficiency. The highside MOSFETs do not turn on simultaneously during normal operation. The instantaneous input current is effectively reduced by the number of active phases, resulting in reduced input-voltage ripple, ESR power loss, and RMS ripple current (see the Input-Capacitor Selection section). Therefore, the controller achieves high performance while minimizing the component count, which reduces cost, saves board space, and lowers component power requirements, making the MAX17009 ideal for high-power, cost-sensitive applications.


## Transient-Phase Repeat

When a transient occurs, the output-voltage deviation depends on the controller's ability to quickly detect the transient and slew the inductor current. A fixed-frequency controller typically responds only when a clock edge occurs, resulting in a delayed transient response. To minimize this delay time, the MAX17009 includes enhanced transient detection and transient- phaserepeat capabilities. If the controller detects that the output voltage has dropped by 25 mV , the transientdetection comparator immediately retriggers the phase that completed its on-time last. The controller triggers the subsequent phases as normal on the appropriate oscillator edges. This effectively triggers a phase a full cycle early, increasing the total inductor-current slew rate and providing an immediate transient response.
The OPTION pin setting enables or disables the transient phase-repeat feature. Keep OPTION OPEN or connected to GND to enable transient-phase repeat. Connect OPTION to VCC or REF to disable transientphase repeat. See the Offset and Transient-Phase Repeat (OPTION) section.

## Feedback Adjustment Amplifiers

## Steady-State Voltage-Positioning

 Amplifier (DC Droop)Each of the MAX17009 SMPS controllers includes two transconductance amplifiers-one for steady-state DC droop, and another for AC droop. The amplifiers' inputs are generated by summing their respective current-sense inputs, which differentially sense the voltage across either current-sense resistors or the inductor's DCR.
The DC droop amplifier's output (FBDC) connects to the remote-sense point of the output through a resistor that sets each phase's DC voltage-positioning gain:

$$
\text { VOUT }=\text { VTARGET }- \text { RFBDClFBDC }
$$

where the target voltage (VTARGET) is defined in the Nominal Output-Voltage Selection section, and the FBDC amplifier's output current (IFBDC) is determined by each phase's current-sense voltage:

$$
\mathrm{I}_{\mathrm{FBDC}}=\mathrm{Gm}_{\mathrm{m}}(\mathrm{FBDC}) \mathrm{V}_{\mathrm{CS}}
$$

where $\mathrm{VCS}=\mathrm{VCSP}-\mathrm{VCSN}$ is the differential currentsense voltage, and $G_{M}(F B D C)$ is typically 1 mS as defined in the Electrical Characteristics table.
DC droop is typically used together with the +12.5 mV offset feature to keep within the DC tolerance window of the application. See the Offset and Transient-Phase Repeat (OPTION) section. The ripple voltage on FBDC must be less than the 18 mV (min) transient phase repeat threshold:

$$
\begin{aligned}
& \Delta l_{\mathrm{L}} R_{S E N S E} \mathrm{Gm}_{\mathrm{m}}(\mathrm{FBDC}) \text { RFBDC }+\Delta_{\mathrm{L}} \mathrm{RESR} \leq 18 \mathrm{mV} \\
& \text { RFBDC } \leq\left(\frac{18 m V}{\Delta l \mathrm{~L}}-\text { RESR }\right)-\text { RSENSEGm(FBDC) }
\end{aligned}
$$

where $\Delta I_{L}$ is the inductor ripple current, $R_{E S R}$ is the effective output ESR at the remote sense point, RSENSE is the current-sense element, and $\mathrm{Gm}_{\mathrm{m}}(\mathrm{FBDC})$ is 1.03 mS (max) as defined in the Electrical Characteristics table. The worst-case inductor ripple occurs at the maximum input voltage and the minimum output-voltage conditions:

$$
\Delta_{\mathrm{L}(\mathrm{MAX})}=\frac{\operatorname{VOUT}(\mathrm{MIN})\left(\operatorname{ViN(MAX)}-\mathrm{V}_{\text {OUT }(M I N)}\right)}{\operatorname{VIN}(\text { MAX)fOSCL }}
$$

To disable voltage positioning, set RFBDC to zero.
Transient Voltage-Positioning Amplifier (AC Droop)
The AC droop amplifier's output (FBAC) connects to the remote-sense point of the output through a resistor that sets each phase's AC voltage-positioning gain:

$$
\text { VOUT }=\text { VTARGET }^{\text {R RFBAClFBAC }}
$$

where the target voltage ( $V_{T A R G E T}$ ) is defined in the Nominal Output-Voltage Selection section, and the FBAC amplifier's output current (IFBAC) is determined by each phase's current-sense voltage:

$$
\mathrm{I}_{\mathrm{FBAC}}=\mathrm{G}_{\mathrm{m}(\mathrm{FBAC})} \mathrm{V}_{\mathrm{CS}}
$$

where $\mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{CSP}}-\mathrm{V}_{\text {CSN }}$ is the differential currentsense voltage, and $G_{M(F B A C)}$ is 1.03 mS (max), as defined in the Electrical Characteristics table.
AC droop is required for stable operation of the MAX17009. A minimum of $1 \mathrm{mV} / \mathrm{A}$ is recommended. AC droop must not be disabled.

# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 

The maximum allowable AC droop is limited by the recommended integrator correction range of $\pm 100 \mathrm{mV}$ and on the DC droop:

$$
\left|R_{\text {FBAC }}-R_{\text {FBDC }}\right| \leq \frac{100 \mathrm{mV}}{1.03 \mathrm{mSILOAD}(\mathrm{MAX}) \mathrm{R}_{\text {SENSE }}}
$$

## Differential Remote Sense

The MAX17009 controller includes independent differential, remote-sense inputs for each CPU core to eliminate the effects of voltage drops along the PC board (PCB) traces and through the processor's power pins. The feedback-sense (FBDC_) input connects to the voltage-positioning resistor (RFBDC_). The groundsense (GNDS_) input connects to an amplifier that adds an offset directly to the target voltage, effectively adjusting the output voltage to counteract the voltage drop in the ground path. Connect the feedback-sense (FBDC_) voltage-positioning resistor (RFBDC_), and ground-sense (GNDS_) input directly to the respective CPU core's remote-sense outputs as shown in Figure 2.
GNDS2 has a dual function. At power-on, the voltage level on GNDS2 configures the MAX17009 as two independent switching regulators, or one higher current two-phase regulator. Keep GNDS2 low during powerup to configure the MAX17009 in separate mode. Connect GNDS2 to a voltage above 0.8 V (typ) for com-bined-mode operation. In the AMD mobile system, this is automatically done by the CPU that is plugged into the socket that pulls GNDS2 to the VDDIO voltage level.
The MAX17009 checks the GNDS2 level at the time when the internal REFOK signal goes high, and latches the operating mode information (separate or combined mode). This latch is cleared by cycling the $\overline{\text { SHDN }}$ pin.

## Integrator Amplifier

An internal integrator amplifier forces the DC average of the FBDC_ voltage to equal the target voltage. This transconductance amplifier integrates the feedback voltage and provides a fine adjustment to the regulation voltage (Figure 3), allowing accurate DC output-voltage regulation regardless of the output-ripple voltage. The integrator amplifier has the ability to shift the output voltage by $\pm 100 \mathrm{mV}$ (min).
The MAX17009 disables the integrator by connecting the amplifier inputs together at the beginning of all VID transitions done in pulse-skipping mode. The integrator remains disabled until $20 \mu \mathrm{~s}$ after the transition is completed (the internal target settles), and the output is in regulation (edge detected on the error comparator).
When voltage positioning is disabled (RFBDC_ $=0 \Omega$ ), the AC droop setting must be less than the $\pm 100 \mathrm{mV}$
minimum adjustment range of the integrator amplifier to guarantee proper DC output-voltage accuracy. See the Steady State Voltage-Positioning Amplifiers (DC Droop) and the Transient Voltage-Positioning Amplifiers (AC Droop) sections.

2-Wire Serial Interface (SVC, SVD) The MAX17009 supports the 2-wire, write only, serialinterface bus as defined by the AMD Serial VID Interface Specification. The serial interface is similar to the high-speed $3.4 \mathrm{MHz} \mathrm{I}^{2} \mathrm{C}$ bus, but without the master mode sequence. The bus consists of a clock line (SVC) and a data line (SVD). The CPU is the bus master, and the MAX17009 is the slave. The MAX17009 serial interface works from 100 kHz to 3.4 MHz . In the AMD mobile application, the bus runs at 3.4 MHz .
The serial interface is active only after PGD_IN goes high in the startup sequence. The CPU sets the VID voltage of the three internal DACs and the PSI_L bit through the serial interface.
During the startup sequence, the SVC and SVD inputs serve an alternate function to set the 2-bit boot VID for all three DACs while PWRGD is low. In debug mode, the SVC and SVD inputs function in the 2-bit VID mode when PGD_IN is low, and in the serial-interface mode when PGD_IN is high.

## Nominal Output-Voltage Selection

## SMPS Output Voltage

The nominal no-load output voltage ( $V_{T A R G E T}$ ) for each SMPS is defined by the selected voltage reference (VID DAC) plus the remote ground-sense adjustment (VGNDS) and the offset voltage (VOFFSET) as defined in the following equation:

$$
\mathrm{V}_{\mathrm{TARGET}}=\mathrm{V}_{\mathrm{FBDC}}=\mathrm{V}_{\mathrm{DAC}}+\mathrm{V}_{\mathrm{GNDS}}+\mathrm{V}_{\mathrm{OFFS}}
$$

where VDAC is the selected VID voltage of the SMPS DAC, VGNDS is the ground-sense correction voltage, and VOFFSET is the +12.5 mV offset enabled by the OPTION pin, when the PSI_L is set high.

## NBV_BUF Output Voltage

The nominal output voltage (VTARGET) for the NBV_BUF is defined by the selected voltage reference (VID DAC) plus the remote ground-sense adjustment (VGNDS), as defined in the following equation:

$$
\mathrm{V}_{\text {TARGET }}=\mathrm{V}_{\text {NBV_BUF }}=\mathrm{V}_{\mathrm{DAC}}+\mathrm{V}_{\mathrm{GNDS}} \mathrm{NB}
$$

where VDAC is the selected VID voltage of the NBV_BUF DA $\bar{C}$, and VGNDS_NB_ is the ground-sense correction voltage. The offset voltage (VOFFSET) is not applied to NBV_BUF.

## AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller



## ЛV/AXIAV

MAX17009


# AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller 


#### Abstract

7-Bit DAC Inside the MAX17009 are three 7-bit digital-to-analog converters (DACs). Each DAC can be individually programmed to different voltage levels through the serialinterface bus. The DAC sets the target for the output voltage for the SMPSs and the NB buffer output (NBV_BUF). The available DAC codes and resulting output voltages are compatible with the AMD SVI (Table 4) specifications


## Boot Voltage

On startup, the MAX17009 slews the target for all three DACs from ground to the boot voltage set by the SVC and SVD pin voltage levels. While the output is still below regulation, the SVC and SVD levels can be changed, and the MAX17009 sets the DACs to the new boot voltage. Once the programmed boot voltage is reached and PWRGD goes high, the MAX17009 stores the boot VID. Changes in the SVC and SVD settings do not change the output voltage once the boot VID is stored. When PGD_IN goes high, the MAX17009 exits boot mode, and the three DACs can be independently set to any voltage in the VID table through the serial interface.
If PGD_IN goes from high to low anytime after the boot VID is stored, the MAX17009 sets all three DACs back to the voltage of the stored boot VID.
When in debug mode ( $\overline{\mathrm{PRO}}=$ OPEN), the MAX17009 uses a different boot-voltage code set. Keeping PGD_IN low allows the SVC and SVD inputs to set the three DACs to different voltages in the boot-voltage code table. When PGD_IN is subsequently set high, the three DACs can be independently set to any voltage in the VID table serial interface. Table 3 shows the bootvoltage code table.

## Table 3. Boot-Voltage Code Table

| SVC | SVD | BOOT VOLTAGE <br> (VBOOT) <br> (PRO VCC OR GND) | BOOT VOLTAGE <br> (VBOOT) <br> (PRO $=\mathbf{~ O P E N ) ~}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1.1 | 1.4 |
| 0 | 1 | 1.0 | 1.2 |
| 1 | 0 | 0.9 | 1.0 |
| 1 | 1 | 0.8 | 0.8 |

Offset
A +12.5 mV offset can be added to both SMPS DAC voltages for applications that include DC droop. The offset is applied only after the MAX17009 exits boot mode (PGD_IN going from low to high), and the MAX17009 enters the serial-interface mode. The offset is disabled when the PSI_L bit is set, saving more power when the load is light.

The OPTION pin setting enables or disables the +12.5 mV offset. Connect OPTION to REF or GND to enable the offset. Keep OPTION open or connected to $V_{C C}$ to disable the offset. See the Offset and TransientPhase Repeat (OPTION) section.

## Output-Voltage Transition Timing SMPS Output-Voltage Transition

The MAX17009 performs positive voltage transitions in a controlled manner, automatically minimizing input surge currents. This feature allows the circuit designer to achieve nearly ideal transitions, guaranteeing just-in-time arrival at the new output voltage level with the lowest possible peak currents for a given output capacitance. The slew rate (set by resistor RTime) must be set fast enough to ensure that $35.7 \mathrm{k} \Omega$ and $357 \mathrm{k} \Omega$ for corresponding slew rates between $25 \mathrm{mV} / \mu$ s to $2.5 \mathrm{mV} / \mu \mathrm{s}$, respectively, for the SMPSs.
At the beginning of an output-voltage transition, the MAX17009 blanks both PWRGD comparator thresholds, preventing the PWRGD open-drain output from changing states during the transition. At the end of an upward VID transition, the controller enables both PWRGD thresholds approximately $20 \mu s$ after the slewrate controller reaches the target output voltage. At the end of a downward VID transition, the upper PWRGD threshold is enabled only after the output reaches the lower VID code setting.
The MAX17009 automatically controls the current to the minimum level required to complete the transition in the calculated time. The slew-rate controller uses an internal capacitor and current source programmed by Rtime to transition the output voltage. The total transition time depends on Rtime, the voltage difference, and the accuracy of the slew-rate controller (CSLEW accuracy). The slew rate is not dependent on the total output capacitance, as long as the surge current is less than the current limit set by ILIM. For all dynamic positive VID transitions, the transition time (tTRAN) is given by:

$$
\operatorname{tTRAN}=\frac{\left|\mathrm{V}_{\text {NEW }}-\mathrm{V}_{\mathrm{OLD}}\right|}{\left(\mathrm{d} \mathrm{~V}_{\text {TARGET }} / \mathrm{dt}\right)}
$$

where $d V$ TARGET/dt $=6.25 \mathrm{mV} / \mu \mathrm{s} \times 143 \mathrm{k} \Omega / \mathrm{RTIME}$ is the slew rate, VOLD is the original output voltage, and $\mathrm{V}_{\text {NEW }}$ is the new target voltage. See the TIME Slew-Rate Accuracy row in the Electrical Characteristics table for slew-rate limits.
The output voltage tracks the slewed target voltage, making the transitions relatively smooth. The average inductor current per phase required to make an outputvoltage transition is:


[^0]:    Applications
    Mobile AMD SVI Core Supply
    Multiphase CPU Core Supply
    Voltage-Positioned, Step-Down Converters
    Notebook/Desktop Computers

