imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



19-0814; Rev 0; 5/07

EVALUATION KIT AVAILABLE

AMD Mobile Serial VID Dual-Phase Fixed-Frequency Controller

General Description

The MAX17009 is a 2-phase, step-down interleaved, fixed-frequency controller for AMD's[®] serial VID interface (SVI) CPU core supplies. Power-on detection of the CPU configures the MAX17009 as two independent single-phase regulators for a dual CPU core application, or one high-current, dual-phase, combined-output regulator for a unified core application. A reference buffer output (NBV_BUF) sets the voltage-regulation level for a North Bridge (NB) regulator, completing the total CPU cores and NB power requirements.

The MAX17009 is fully AMD SVI compliant. Output voltages are dynamically changed through a 2-wire serial interface, allowing the switching regulator and the reference buffer to be individually programmed to different voltages. A programmable slew-rate controller enables controlled transitions between VID codes, soft-start limits the inrush current, and soft-shutdown brings the output voltage back down to zero without any negative ring.

Transient phase repeat improves the response of the fixed-frequency architecture. Independently programmable AC and DC droop and selectable offset improve stability and reduce the total output-capacitance requirement. A thermistor-based temperature sensor allows for a programmable thermal-fault output (VRHOT). The MAX17009 includes thermal-fault protection, undervoltage protection (UVP), and selectable output overvoltage protection (OVP). When any of these protection features detect a fault, the controller shuts down. True differential current sensing improves current limit, load-line accuracy, and current balance when operating in combined mode. The MAX17009 has an adjustable switching frequency, allowing 100kHz to 1.2MHz per-phase operation.

Applications

Mobile AMD SVI Core Supply Multiphase CPU Core Supply Voltage-Positioned, Step-Down Converters Notebook/Desktop Computers

_Features

 Dual-Output, Fixed-Frequency, Core Supply Controller

- Separate or Combinable Outputs Detected at Power-Up
- ♦ Reference Buffer Output for NB Controller
- ♦ ±0.4% V_{OUT} Accuracy Over Line, Load, and Temperature
- ♦ AMD SVI-Compliant Serial Interface
- ♦ 7-Bit On-Board DAC: 0 to +1.550V Output Adjust Range
- Dynamic Phase Selection Optimizes Active/Sleep Efficiency
- Transient Phase Repeat Reduces Output Capacitance
- True Out-of-Phase Operation Reduces Input Capacitance
- Integrated Boost Switches
- Programmable AC and DC Droop
- Programmable 100kHz to 1.2MHz Switching Frequency
- Accurate Current Balance and Current Limit
- Adjustable Slew-Rate Control
- Power-Good (PWRGD) and Thermal-Fault (VRHOT) Outputs
- System Power-OK (PGD_IN) Input
- Drives Large Synchronous-Rectifier MOSFETs
- ♦ 4V to 26V Battery Input-Voltage Range
- Overvoltage, Undervoltage, and Thermal-Fault Protection
- Power Sequencing and Timing
- Soft-Startup and Soft-Shutdown
- ♦ < 1µA Typical Shutdown Current</p>

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX17009GTL+	-40°C to +105°C	40 TQFN-EP*, 5mm x 5mm	T4055-1

+Denotes a lead-free package.

*EP = Exposed pad.

Pin Configuration appears at end of data sheet.

AMD is a registered trademark of Advanced Micro Devices, Inc.

M \X | M

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

VDD1, VDD2, VCC, VDDIO to GND	
PWRGD to GND	0.3V to +6V
FBDC_, FBAC_, PRO to GND	0.3V to (V _{CC} + 0.3V)
GNDS2, THRM, VRHOT to GND	0.3V to +6V
CSP_, CSN_, ILIM to GND	0.3V to +6V
SVC, SVD, PGD_IN to GND	0.3V to +6V
NBV_BUF, NBSKP to GND	
REF, OSC, TIME, OPTION to GND	0.3V to (V _{CC} + 0.3V)
BST1, BST2 to GND	
BST1 to V _{DD1}	0.3V to +30V
BST2 to V _{DD2}	0.3V to +30V
LX1 to BST1	6V to +0.3V
LX2 to BST2	6V to +0.3V

DH1 to LX10.3V to (V _{BST1} + 0.3V) DH2 to LX20.3V to (V _{BST2} + 0.3V) DL1 to GND0.3V to (V _{DD1} + 0.3V) DL2 to GND0.3V to (V _{DD2} + 0.3V)
GNDS1, GNDS_NB to GND0.3V to +0.3V Continuous Power Dissipation ($T_A = +70^{\circ}C$)
Multilayer PCB (derate 35.7mW/°C above +70°C)2857mW Single-Layer PCB (derate 22.2mW/°C above +70°C)1778mW
Operating Temperature Range40°C to +105°C Junction Temperature+150°C
Storage Temperature Range65°C to +150°C Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	MBOL CONDITIONS		ТҮР	MAX	UNITS
INPUT SUPPLIES						
	V _{IN}	Drain of external high-side MOSFET	4		26	
Input Voltage Range	VBIAS	V _{CC} , V _{DD1} , V _{DD2}	4.5		5.5	V
	V _{DDIO}		1.0		2.7	
V _{CC} Undervoltage-Lockout Threshold	Vuvlo	V _{CC} rising 50mV typical hysteresis	4.10	4.25	4.45	V
V _{CC} Power-On Reset Threshold	V _{CC}	Falling edge, typical hysteresis = 1.1V, faults cleared and DL_ forced high when V _{CC} falls below this level		1.8		V
V _{DDIO} Undervoltage-Lockout Threshold		VDDIO rising 100mV typical hysteresis	0.7	0.8	0.9	V
Quiescent Supply Current (V _{CC})	Icc	Skip mode, FBDC_ forced above their regulation points		5	10	mA
Quiescent Supply Currents (VDD1, VDD2)	I _{DD1} , I _{DD2}	Skip mode, FBDC_ forced above their regulation points		0.01	1	μA
Quiescent Supply Current (VDDIO)	IDDIO			10	25	μΑ
Shutdown Supply Current (V _{CC})		<u>SHDN</u> = GND		0.01	1	μA
Shutdown Supply Currents (V _{DD1} , V _{DD2})		SHDN = GND		0.01	1	μA
Shutdown Supply Current (VDDIO)		SHDN = GND		0.01	1	μA
Reference Voltage	V _{REF}	V_{CC} = 4.5V to 5.5V, no REF load	1.986	2.000	2.014	V
Potoropoo Lood Pogulation		Sourcing: $I_{REF} = 0$ to 500µA	-2	-0.2		mV
Reference Load Regulation		Sinking: $I_{REF} = 0$ to -100µA		0.21	6.2	IIIV
REF Fault Lockout Voltage		Typical hysteresis = 85mV		1.84		V

MIXIM

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
MAIN SMPS CONTROLLERS							
		DAC code	es from 0.8375V to 1.5500V	-0.4		+0.4	%
DC Output-Voltage Accuracy (Note 1)	Vout	DAC code	DAC codes from 0.5000V to 0.8250V			+4	
		DAC code	es below 0.4875V	-10		+10	mV
DC Load Regulation		Either SMI zero to ful	PS, PWM mode, droop disabled, I load		-0.1		%
Line-Regulation Error		Either SM	PS, 4V < V _{IN} < 26V		0.03		%/V
GNDS_ Input Range	VGNDS_	Separate	mode	-200		+200	mV
GNDS_ Gain	Agnds_	Separate: $\Delta V_{OUT}/\Delta V_{GNDS}$, -200mV $\leq V_{GNDS} \leq +200$ mV; combined: $\Delta V_{OUT}/\Delta V_{GNDS1}$, -200mV $\leq V_{GNDS1} \leq +200$ mV		0.95	1.00	1.05	V/V
GNDS_ Input Bias Current	IGNDS_			-2		+2	μA
Combined-Mode Detection Threshold			etection after REFOK, latched, y cycling SHDN	0.7	0.8	0.9	V
FBDC_ Input Bias Current	IFBDC0_	CSP_ = C	SN_	-3		+3	μA
		Rosc = 14	$43k\Omega$ (f _{OSC} = 300kHz nominal)	-5		+5	
Switching-Frequency Accuracy	fosc		5.7k Ω (f _{OSC} = 1.2MHz nominal) to _{SC} = 99kHz nominal)	-7.5		+7.5	%
Maximum Duty Factor	DMAX			90	92		%
Minimum On-Time	tonmin					175	ns
SMPS1-to-SMPS2 Phase Shift		CMDC0 at	orto oftor CMDC1		50		%
SMPST-10-SMPSZ Phase Shill		SIVIP52 Sta	arts after SMPS1		180		Degrees
			$R_{TIME} = 143 k\Omega$, $SR = 6.25 mV/\mu s$	-10		+10	
TIME Slew-Rate Accuracy		During transition	$R_{TIME} = 35.7 k\Omega$ to $357 k\Omega$, SR = 25mV/µs to 2.5mV/µs	-15		+15	%
		Startup ar	nd shutdown		1		mV/µS
CURRENT LIMIT							
Current-Limit Threshold Tolerance	V _{LIMIT}		_{CSN} = 0.05 × (V _{REF} - V _{ILIM}), _M) = 0.2V to 1.0V	-3		+3	mV
Zero-Crossing Threshold	V _{ZX}	V _{GND} - V _{LX} , SKIP mode			3		mV
Idle Mode™ Threshold Tolerance	VIDLE	V _{CSP} - V _{CSN} , SKIP mode, 0.15 x V _{LIMIT}		-1.5		+1.5	mV
CS_ Input-Leakage Current		CSP_ and		-0.2		+0.2	μA
CS_ Common-Mode Input Range		CSP_ and	CSN_	0		2	V
Phase-Disable Threshold		CSP2		3	Vcc - 1	V _{CC} -0.4	V

Idle Mode is a trademark of Maxim Integrated Products, Inc.



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
DROOP AND CURRENT BALAN	CE						
DC Droop Amplifier Transconductance	G _{m(FBDC_)}	$\Delta I_{FBDC}/(\Delta V_{CS}),$ $V_{FBDC} = V_{CSN} = V_{CSP} - V_{CSN} = -$		0.97	1.00	1.03	mS
DC Droop and Current-Balance Amplifier Offset		IFBDC_/Gm(FBDC_)	-1.5		+1.5	mV
AC Droop and Current-Balance Amplifier Transconductance	G _{m(FBAC_)}	$\Delta I_{FBAC}/(\Delta V_{CS}),$ $V_{FBAC} = V_{CSN} =$ $V_{CSP} - V_{CSN} =$		0.97	1.00	1.03	mS
AC Droop and Current-Balance Amplifier Offset		IFBAC_/Gm(FBAC_))	-1.5		+1.5	mV
No-Load Positive Offset with Offset Enabled		Offset enabled, O	PTION = REF or GND		12.5		mV
Transient Detection Threshold		Measured at FBD state FBDC_ regu hysteresis (typ), tr enabled, OPTION	-32		-18	mV	
NB BUFFER							
		DAC codes from 0.8375V to 1.5500V		-0.4		+0.4	%
NBV_BUF Output Voltage Accuracy	V _{NBV_BUF}	DAC codes from (0.5000V to 0.8250V	-4		+4	mV
, local acy		DAC codes below	0.4875V to 0.0125V	-10		+10	111V
NBV_BUF Short-Circuit Current		DAC code set to	$R_{TIME} = 143 k\Omega$, $I_{NBV_BUF} = 7.0 \mu A$	-10		+10	%
(Sets Slew Rate Together with External Capacitor C _{NBV_BUF})		1.2V, V _{NBV_BUF} = 0.4V and 2V	$\label{eq:RTIME} \begin{array}{l} R_{TIME} = 35.7 \mathrm{k}\Omega \text{ to } 357 \mathrm{k}\Omega, \\ I_{NBV_BUF} = 28 \mathrm{\mu}A \text{ to } 2.8 \mathrm{\mu}A \end{array}$	-15		+15	/0
GNDS_NB Input Range	Vgnds_nb			-200		+200	mV
GNDS_NB Gain	AGNDS_NB	$\Delta V_{NBV}BUF/\Delta V_{GN}$ -200mV $\leq V_{GNDS}$		0.95	1.00	1.05	V/V
GNDS_NB Input Bias Current	IGNDS_NB			-2		+2	μΑ
FAULT DETECTION							
			Normal operation	250	300	350	mV
Output Overvoltage Trip Threshold	VOVP_	Measured at FBDC_, rising edge	Output not in regulation after a downward VID transition	1.80	1.85	1.90	V
			Minimum OVP threshold		0.8		
Output Overvoltage Fault- Propagation Delay	tovp	FBDC_ forced 25mV above trip threshold			10		μs
Output Undervoltage-Protection Trip Threshold	VUVP	Measured at FBD unloaded output v		-450	-400	-350	mV

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	СО	NDITIONS	MIN	ТҮР	МАХ	UNITS
Output Undervoltage Fault- Propagation Delay	tuvp	FBDC_ forced 25n	nV below trip threshold		10		μs
PWRGD Threshold		Measured at FBDC_ with respect to unloaded output voltage	Lower threshold, falling edge (undervoltage)	-350	-300	-250	V
		15mV hysteresis (typ)	Upper threshold, rising edge (overvoltage)	+150	+200	+250	
PWRGD Propagation Delay	^t PWRGD_	FBDC_ forced 25n trip thresholds	nV outside the PWRGD		10		μs
PWRGD Output Low Voltage		$I_{SINK} = 4mA$				0.4	V
PWRGD Leakage Current	IPWRGD_	High state, PWRGI	D forced to 5.5V			1	μA
PWRGD Startup Delay and Transition Blanking Time	^t BLANK	Measured from the time when FBDC_ reaches the target voltage based on the slew rate set by RTIME			20		μs
VRHOT Trip Threshold		Measured at THRM, with respect to V _{CC} , falling edge, 115mV hysteresis (typ)		29.5	30	30.5	%
VRHOT Delay	t <u>vrhot</u>	THRM forced 25mV below the VRHOT trip threshold, falling edge			10		μs
VRHOT Output Low Voltage		I _{SINK} = 4mA				0.4	V
VRHOT Leakage Current		High state, VRHOT	forced to 5V			1	μA
THRM Input Leakage				-100		+100	nA
Thermal-Shutdown Threshold	TSHDN	Hysteresis = 15°C			160		°C
GATE DRIVERS							
DH Cata Driver On Pasiatanaa	Power	BST LX_ forced	High state (pullup)		0.9	2.0	Ω
DH_ Gate-Driver On-Resistance	RON(DH_)	to 5V	Low state (pulldown)		0.7	2.0	52
DL_ Gate-Driver On-Resistance	PONIDU	DL_, high state			0.7	2.0	Ω
DL_Gale-Driver On-Resistance	R _{ON(DL_)}	DL_, low state			0.25	0.6	52
DH_ Gate-Driver Source/Sink Current	IDH_	DH_ forced to 2.5V, BST LX_ forced to 5V			2.2		A
DL_ Gate-Driver Source Current	I _{DL} (SOURCE)	DL_ forced to 2.5V			2.7		A
DL_ Gate-Driver Sink Current	IDL_(SINK)	DL_ forced to 2.5V			8		А
Dead Time	t _{DH_DL}	DH_ low to DL_ hig	gh	15	25	40	
Dead Time	tDL_DH	DL_ low to DH_ hig	gh	9	20	35	ns
Internal Boost Diode Switch R _{ON}		BST1 to V _{DD1} , BST 10mA of current	Γ^2 to V_{DD2} ; measure with		10	20	Ω

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
2-WIRE SVI BUS LOGIC INTERFA	CE			•			
SVI Logic Input Current		SVC, SVD		-1		+1	μA
SVI Logic Input Threshold		SVC, SVD, rising hysteresis = 0.1		0.3 x V _{DDIO}		0.7 x V _{DDIO}	V
SVC Clock Frequency	fsvc					3.4	MHz
START Condition Hold Time	thd,sta			160			ns
Repeated START Condition Setup Time	tsu,sta			160			ns
STOP Condition Setup Time	tsu,sto			160			ns
Data Hold	thd,dat	A master device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IL} of SCK signal) to bridge the undefined region of SCL's falling edge				70	ns
Data Setup Time	tsu,dat			10			ns
SVC Low Period	tLOW			160			ns
SVC High Period	thigh			60			ns
SVC/SVD Rise and Fall Time	t _R , t _F	Measured from	10% to 90% of V _{DDIO}			40	ns
Pulse Width of Spike Suppression		Input filters on S noise spikes les	SVD and SVC suppress as than 50ns		20		ns
INPUTS AND OUTPUTS							
Logic Input Current		SHDN, PGD_IN		-1		+1	μA
Logic input current		PRO, OPTION		-3		+3	μΑ
Logic Input Threshold		SHDN, rising ec	lge, hysteresis = 225mV	0.8		2.0	V
			High	V _{CC} - 0.4			
Four-Level Input-Logic Levels		OPTION	Open	3.15		3.85	V
			REF	1.65		2.35	
			Low			0.4	
			High	V _{CC} - 0.4			
Tri-Level Input-Logic Levels		PRO	Open	3.15		3.85	V
			Low			0.4	
PGD_IN Logic Input Threshold		PGD_IN		0.3 x V _{DDIO}		0.7 x V _{DDIO}	V
		Low state, ISINK	: = 3mA			0.4	1
NBSKP Logic Output Voltage		High state, ISOL	JRCE = 3mA	V _{CC} - 0.4			V

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, $FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V$, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	MAX	UNITS
INPUT SUPPLIES						
	VIN	Drain of ex	ternal high-side MOSFET	4	26	
Input Voltage Range	VBIAS		V _{CC} , V _{DD1} , V _{DD2}		5.5	V
	V _{DDIO}			1.0	2.7	
V _{CC} Undervoltage-Lockout Threshold	Vuvlo	V _{CC} rising	50mV typical hysteresis	4.10	4.45	V
V _{DDIO} Undervoltage-Lockout Threshold		V _{DDIO} risir	ng 100mV typical hysteresis	0.8	0.9	V
Quiescent Supply Current (V _{CC})	Icc	Skip mode regulation	e, FBDC_ forced above their points		10	mA
Quiescent Supply Currents (VDD1, VDD2)	I _{DD1} , I _{DD2}		e, FBDC_ forced above their points, $T_A = -40^{\circ}C$ to +85°C		1	μA
Quiescent Supply Current (V _{DDIO})	IDDIO				25	μA
Shutdown Supply Current (V _{CC})		$\overline{\text{SHDN}} = G$	ND, $T_A = -40^{\circ}C$ to $+85^{\circ}C$		1	μA
Shutdown Supply Currents (VDD1, VDD2)		$\overline{\text{SHDN}} = G$	ND, $T_A = -40^{\circ}C$ to $+85^{\circ}C$		1	μΑ
Shutdown Supply Current (V _{DDIO})		$T_A = -40^{\circ}C$	C to +85°C		1	μA
Reference Voltage	V _{REF}	$V_{CC} = 4.5^{\circ}$	V to 5.5V, no REF load	1.98	2.02	V
Reference Load Regulation		Sourcing:	I _{REF} = 0 to 500μA	-2		mV
Reference Load Regulation		Sinking: $I_{REF} = 0$ to $-100\mu A$			6.2	
MAIN SMPS CONTROLLERS						
DC Output Voltage Accuracy		DAC code	s from 0.8375V to 1.5500V	-0.6	+0.6	%
DC Output-Voltage Accuracy (Note 1)	Vout	DAC codes from 0.5000V to 0.8250V		-6	+6	mV
(DAC code	s from 0.4875V to 0.0125V	-15	+15	
GNDS_ Input Range	VGNDS_	Separate r		-200	+200	mV
GNDS_Gain	A _{GNDS} _	-200mV ≤ Combined	ΔVOUT_/ΔVGNDS_, VGNDS_ ≤ +200mV, : ΔVOUT/ΔVGNDS1, VGNDS1 ≤ +200mV	0.95	1.05	V/V
Combined-Mode Detection Threshold			etection after REFOK, latched, v cycling SHDN	0.7	0.9	V
		$R_{OSC} = 14$	$43k\Omega$ (fOSC = 300kHz nominal)	-7.5	+7.5	
Switching-Frequency Accuracy	fosc	Rosc = 35.7kΩ (fosc = 1.2MHz nominal) to 432kΩ (fosc = 99kHz nominal)		-10	+10	%
Maximum Duty Factor	DMAX			90		%
Minimum On-Time	tonmin				185	ns
		During	$R_{TIME} = 143 k\Omega$, $SR = 6.25 mV/\mu s$	-10	+10	
TIME Slew-Rate Accuracy		During transition	$R_{TIME} = 35.7$ kΩ to 357 kΩ, SR = 25mV/μs to 2.5mV/μs	-15	+15	%

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, $FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V$, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	MAX	UNITS
CURRENT LIMIT		·				
Current-Limit Threshold Tolerance	VLIMIT	V_{CSP} - V_{CSN} = $(V_{REF} - V_{ILM}) = 0.$	0.05 x (V _{REF} - V _{ILIM}), 2V to 1.0V	-3	+3	mV
Idle Mode Threshold Tolerance	VIDLE	V _{CSP} V _{CSN} _, S	KIP mode, 0.15 x V _{LIMIT}	-1.5	+1.5	mV
CS_Common-Mode Input Range		CSP_ and CSN_		0	2	V
Phase Disable Threshold		CSP2		3	V _{CC} - 0.4	V
DROOP AND CURRENT BALANC	E			•		
DC Droop Amplifier Transconductance	Gm(FBDC_)	$\Delta I_{FBDC} / (\Delta V_{CS});$ $V_{FBDC} = V_{CSN}$ $V_{CSP} - V_{CSN} =$	= 1.2V,	0.97	1.03	mS
DC Droop Amplifier Offset		IFBDC_/Gm(FBDC_	_)	-1.5	+1.5	mV
AC Droop and Current-Balance Amplifier Transconductance	G _{m(FBAC_})	$\Delta I_{FBAC_}/(\Delta V_{CS_}),$ $V_{FBAC_} = V_{CSN_} = 1.2V,$ $V_{CSP_} - V_{CSN_} = -60mV \text{ to } +60mV$		0.97	1.03	mS
AC Droop and Current-Balance Amplifier Offset		IFBAC_/Gm(FBAC_)	-1.5	+1.5	mV
Transient-Detection Threshold		Measured at FBDC_ with respect to steady-state FBDC_ regulation voltage, 5mV hysteresis (typ), transient phase repeat enabled, OPTION = OPEN or GND		-32	-18	mV
NB BUFFER	•			•		
		DAC codes from	0.8375V to 1.5500V	-0.6	+0.6	%
NBV_BUF Output-Voltage Accuracy	V _{NBV_BUF}	DAC codes from	0.5000V to 0.8250V	-6	+6	mV
		DAC codes from	0.4875V to 0.0125V	-15	+15	
NBV_BUF Short-Circuit Current (Sets Slew Rate Together with		DAC code set to 1.2V, V _{NBV_BUF}	R _{TIME} = 143kΩ, I _{NBV_BUF} = 7.0μA	-10	+10	%
External Capacitor C _{NBV_BUF})		= 0.4V and 2V	$R_{TIME} = 35.7$ kΩ to 357 kΩ, INBV_BUF = 28μA to 2.8μA	-15	+15	70
GNDS_NB Input Range	VGNDS_NB			-200	+200	mV
GNDS_NB Gain	Agnds_nb	$\Delta V_{NBV_BUF}/\Delta V_{GN}$ -200mV $\leq V_{GNDS_1}$		0.95	1.05	V/V

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	MAX	UNITS
FAULT DETECTION	•					
Output Overvoltage Trip Threshold	Vovp_	Measured at FBDC_, rising edge	Normal operation	250	350	mV
Output Undervoltage-Protection Trip Threshold	Vuvp	Measured at FBDC_v unloaded output volta		-450	-350	mV
PWRGD Threshold		Measured at FBDC_ with respect to unloaded output voltage	Lower threshold, falling edge (undervoltage)	-350	-250	V
		15mV hysteresis (typ)	Upper threshold, rising edge (overvoltage)	+150	+250	
PWRGD Output Low Voltage		$I_{SINK} = 4mA$			0.4	V
VRHOT Trip Threshold		Measured at THRM, v falling edge, 115mV h		29.5	30.5	%
VRHOT Output Low Voltage		I _{SINK} = 4mA			0.4	V
GATE DRIVERS						
DH_ Gate-Driver On-Resistance	R _{ON(DH_)}	BST LX_ forced to 5V	High state (pullup) Low state (pulldown)		2.0 2.0	Ω
	5	DL_, high state			2.0	0
DL_ Gate-Driver On-Resistance	Ron(dl_)	DL_, low state			0.6	Ω
Dead Time	tDH_DL	DH_ low to DL_ high		15	40	
Dead Time	tDL_DH	DL_ low to DH_ high		9	40	ns
Internal Boost Diode Switch RON		BST1 to V _{DD1} , BST2 t with 10mA of current	to V_{DD2} , measured		20	Ω
2-WIRE SVI BUS LOGIC INTERF	ACE	•				
SVI Logic Input Threshold		SVC, SVD, rising edge hysteresis = 0.15 x V[0.3 x V _{DDIO}	0.7 x Vddio	V
SVC Clock Frequency	fsvc				3.4	MHz
START Condition Hold Time	thd,sta			160		ns
Repeated START Condition Setup Time	tsu,sta			160		ns
STOP Condition Setup Time	tsu,sto			160		ns
Data Hold	thd,dat	A master device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IL} of SCK signal) to bridge the undefined region of SCL's falling edge			70	ns
Data Setup Time	tsu,dat			10		ns
SVC Low Period	tLOW			160		ns
SVC High Period	thigh			60		ns
SVC/SVD Rise and Fall Time	t _R , t _F	Measured from 10% t	o 90% of V _{DDIO}		40	ns



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD1} = V_{DD2} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, $\overline{PRO} = OPTION = GNDS_NB = GNDS_ = GND_$, $FBDC_ = FBAC_ = CSP_ = CSN_ = 1.2V$, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	MAX	UNITS
INPUTS AND OUTPUTS		•		·		
Logic Input Threshold		SHDN, rising ed	lge, hysteresis = 225mV	0.8	2.0	V
			High	V _{CC} - 0.4		V
Four-Level Input Logic Levels		OPTION	Open	3.15	3.85	
		REF	1.65	2.35	V	
			Low		0.4	
			High	V _{CC} - 0.4		
Tri-Level Input Logic Levels		PRO	Open	3.15	3.85	V
		L	Low		0.4	
PGD_IN Logic Input Threshold		PGD_IN		0.3 x V _{DDIO}	0.7 x V _{DDIO}	V

Note 1: When the inductor is in continuous conduction, the output voltage has a DC regulation level lower than the error comparator threshold by 50% of the ripple. In discontinuous conduction, the output voltage will have a DC regulation level higher than the error comparator threshold by 50% of the ripple.

Note 2: Specifications to $T_A = -40^{\circ}$ C to $+105^{\circ}$ C are guaranteed by design, not production tested.





Figure 1. Timing Definitions Used in the Electrical Characteristics

M/IXI/M

MAX17009

Typical Operating Characteristics

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)







Typical Operating Characteristics (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)

MAX17009




Typical Operating Characteristics (continued)





MAX17009


Typical Operating Characteristics (continued)


(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)











MIXIM

Pin Description

PIN	NAME	FUNCTION			
1	PWRGD	Open-Drain, Power-Good Output. PWRGD indicates when both SMPSs are in regulation. PWRGD is forced high impedance whenever the slew-rate controller is active (output-voltage transitions). After output-voltage transitions, except during power-up and power-down, if FBDC_ is in regulation, then PWRGD is high impedance. During startup, PWRGD is held low an additional 20µs after the MAX17009 reaches the startup boot voltage set by the SVC, SVD pins. The MAX17009 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by rising SHDN. PWRGD is forced low in shutdown. When in pulse-skipping mode, the upper PWRGD threshold comparator is blanked during a lower VID transition. The upper PWRGD threshold comparator is reenabled once the output is in regulation (Figure 4).			
2	NBV_BUF	North Bridge Buffered Reference Voltage. This output is connected to the REFIN input of the NB controller (switcher or LDO) to set the NB regulator voltage. The NBV_BUF output current is set by the TIME resistor. The NBV_BUF current and the total output capacitance set the NBV_BUF slew rate: $I_{NBV_BUF} = (7\mu A) \times (143k\Omega / R_{TIME})$ $NBV_BUF Slew rate = I_{NBV_BUF} / C_{NBV_BUF}$ I_{NBV_BUF} is the same during startup, shutdown, and any VID transition. Bypass to GND with a 100pF minimum low-ESR (ceramic) capacitor at the NBV_BUF pin.			
3	SHDN	into its 1µA max sł During startup, the by the SVC, SVD in SVC 0 1 1 1 The MAX17009 sto	Nutdown state. SMPS output voltag puts. The SMPSs state SVD 0 1 0 1 0 1	(2V to V _{CC}) for normal operation. es and the NBV_BUF voltage are art up and shut down at a fixed s BOOT VOLTAGE (VBOOT) (PRO = V _{CC} OR GND) 1.1 1.0 0.9 0.8 en PWRGD first goes high. The s	e ramped up to the voltage set slew rate of 1mV/µs. BOOT VOLTAGE (VBOOT) (PRO = OPEN) 1.1 1.2 1.0 0.8
4	REF	rising SHDN. 2.0V Reference Output. Bypass to GND with a 1µF maximum low-ESR (ceramic) capacitor. REF sources up to 500µA for external loads. Loading REF degrades output accuracy, according to the REF load-regulation error.			
5	ILIM	Current-Limit Adjust Input. The positive current-limit threshold voltage is precisely 1/20 of the voltage between REF and ILIM over a 0.2V to 1.0V range of V(REF, ILIM). The I _{MIN} minimum current-limit threshold voltage in skip mode is precisely 15% of the corresponding positive current-limit threshold voltage.			
6	OSC	Oscillator Adjustment Input. Connect a resistor (R_{OSC}) between OSC and GND to set the switching frequency (per phase): $f_{OSC} = 300 \text{kHz} \times 143 \text{k}\Omega / R_{OSC}$ A 35.7k Ω to 432k Ω corresponds to switching frequencies of 1.2MHz to 100kHz, respectively. Switching-frequency selection is limited by the minimum on-time. See the Switching frequency bullet in the <i>SMPS Design Procedure</i> section.			

Pin Description (continued)

PIN	NAME	FUNCTION		
		Slew-Rate Adjustment Pin. Connect a resistor RTIME from TIME to GND to set the internal slew rate:		
7		PWM Slew rate = $(6.25 \text{mV}/\mu \text{s}) \times (143 \text{k}\Omega / \text{R}_{\text{TIME}})$		
		NBV_BUF Slew rate = $(7\mu A) \times (143 k\Omega / R_{TIME}) / C_{NBV_BUF}$		
	TIME	where R_{TIME} is between 35.7k Ω and 357k Ω for corresponding slew rates between 25mV/µs to 2.5mV/µs, respectively, for the SMPSs, and NBV_BUF currents between 28µA and 2.8µA, respectively, for the NBV_BUF.		
		This slew rate applies to both upward and downward VID transitions, and to the transition from boot mode to VID mode. Downward VID transition slew rate can appear slower because the output transition is not forced by the SMPS.		
		The SMPS slew rate for startup and shutdown is fixed at 1mV/µs.		
		The NBV_BUF slew rate is the same during startup, shutdown, and normal VID transitions.		
8	SVC	Serial VID Clock. During the power-up sequence and in debug mode, SVC is the MSB of the 2-bit VID DAC.		
9	SVD	Serial VID Data. During the power-up sequence and in debug mode, SVD is the LSB of the 2-bit VID DAC.		
10	THRM	Input of Internal Comparator. Connect the output of a resistor- and thermistor-divider (between V_{CC} and GND) to THRM. Select the components so the voltage at THRM falls below 1.5V (30% of V_{CC}) at the desired high temperature.		
11	GNDS2	SMPS2 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS2 internally connects to a transconductance amplifier that fine tunes the output voltage compensating for voltage drops from the regulator ground to the load ground. Connect GNDS2 above 0.9V combined-mode operation (unified core). When operating in combined		
		mode, GNDS1 is used as the remote ground-sense input.		
		Output of the DC Voltage-Positioning Transconductance Amplifier for SMPS2. Connect a resistor R _{FBDC2} between FBDC2 and the positive side of the feedback remote sense to set the DC steady-state droop based on the voltage-positioning gain requirement:		
12	FBDC2	$R_{FBDC2} = R_{DROOPDC} / (R_{SENSE2} \times G_{m}(FBDC2))$		
		where $R_{DROOPDC}$ is the desired voltage positioning slope and $G_{m(FBDC2)} = 1mS$ typ. R_{SENSE2} is the value of the current-sense resistor that is used to provide the (CSP2, CSN2) current-sense voltage. To disable the load-line, short FBDC2 to the positive remote-sense point. FBDC2 is high impedance in shutdown.		
		Output of the AC Voltage-Positioning Transconductance Amplifier for SMPS2. The resistance between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop:		
	FBAC2	$R_{FBAC2} = R_{DROOPAC} / (R_{SENSE2} \times G_{m}(FBAC2))$		
13		where R _{DROOPAC} is the transient (AC) voltage-positioning slope that provides an acceptable tradeoff between stability and load transient response, G _{m(FBAC2)} and R _{SENSE2} is the value of the current-sense resistor that is used to provide the (CSP2, CSN2) current-sense voltage. The maximum difference between transient (AC) droop and DC droop should not exceed ±80mV at the maximum allowed load current (DC droop is set at the FBDC2 pin).		
		Internally, V(FBDC2 - GNDS2) goes to the internal voltage integrator (slow DC loop), whereas V(FBAC2 - GNDS2) goes to the error comparator (fast transient loop). FBAC2 is high impedance in shutdown.		
		Note: The AC and DC droop cannot be different by more than ±3mV/A.		
14	VDDIO	CPU I/O Voltage (1.8V or 1.5V). Logic thresholds for SVD and SVC are relative to the voltage at V _{DDIO} .		
15	GNDS_NB	North Bridge Feedback Remote-Sense Input, Negative Side. Normally connected to GND directly at the load. GNDS_NB internally connects to a transconductance amplifier that fine tunes the NBV_BUF output voltage compensating for voltage drops from the regulator ground to the load ground.		

Pin Description (continued)

PIN	NAME	FUNCTION	
16	CSN2	Negative Current-Sense Input for SMPS2. Connect to the negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing.	
17	CSP2	Positive Current-Sense Input for SMPS2. Connect to the positive side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. Connect CSP2 to V_{CC} to disable SMPS2. This allows the MAX17009 to operate as a 1-phase regulator.	
18	Vcc	Controller Supply Voltage. Connect to a 4.5V to 5.5V source. Bypass to GND with 1 μ F minimum. A V _{CC} UVLO event that occurs while the IC is functioning is latched, and can only be cleared by cycling V _{CC} power or by toggling SHDN.	
19	NBSKP	North Bridge Skip Push-Pull Control Output. When NBSKP is high, the NB switching regulator is set to forced-PWM mode. When NBSKP is low, the NB switching regulator is set to pulse-skipping mode. The NBSKP level is set through the serial interface during normal operation. NBSKP is high in shutdown and during soft-shutdown. NBSKP is high in startup until commanded otherwise.	
20	DH2	SMPS2 High-Side, Gate-Driver Output. DH2 swings from LX2 to BST2. Low in shutdown.	
21	LX2	SMPS2 Inductor Connection. LX2 is the internal lower supply rail for the DH2 high-side gate driver. Also used as an input to phase 2's zero-crossing comparator.	
22	BST2	Boost Flying-Capacitor Connection for the DH2 High-Side Gate Driver. An internal switch between V_{DD2} and BST2 charges the flying capacitor during the time the low-side FET is on.	
23	V _{DD2}	Supply Voltage Input for the DL2 Driver. V_{DD2} is also the supply voltage used to internally recharge the BST2 flying capacitor during the off-time of phase 2. Connect V_{DD2} to the 4.5V to 5.5V system supply voltage. Bypass V_{DD2} to GND with a 1µF or greater ceramic capacitor.	
24	DL2	SMPS2 Low-Side Gate-Driver Output. DL2 swings from GND2 to V _{DD2} . DL2 is forced low in shutdown. DL2 is also forced high when an output overvoltage fault is detected. DL2 is forced low in skip mode after an inductor current zero crossing (GND2 - LX2) is detected.	
25	GND2	Power Ground for SMPS2. Ground connection for the DL2 driver. Also used as an input to SMPS2's zero- crossing comparator. GND1 and GND2 are internally connected.	
26	GND1	Power Ground for SMPS1. Ground connection for the DL1 driver. Also used as an input to SMPS1's zero- crossing comparator. GND1 and GND2 are internally connected.	
27	DL1	SMPS1 Low-Side, Gate-Driver Output. DL1 swings from GND1 to V _{DD1} . DL1 is forced low in shutdown. DL1 is also forced high when an output overvoltage fault is detected. DL1 is forced low in skip mode after an inductor current zero crossing (GND1 - LX1) is detected.	
28	V _{DD1}	Supply Voltage Input for the DL1 Driver. V_{DD1} is also the supply voltage used to internally recharge the BST1 flying capacitor during the off-time of phase 1. Connect V_{DD1} to the 4.5V to 5.5V system supply voltage. Bypass V_{DD1} to GND with a 1µF or greater ceramic capacitor.	
29	BST1	Boost Flying-Capacitor Connection for the DH1 High-Side Gate Driver. An internal switch between V _{DD1} and BST1 charges the flying capacitor during the time the low-side FET is on.	
30	LX1	SMPS1 Inductor Connection. LX1 is the internal lower supply rail for the DH1 high-side gate driver. Also used as an input to phase 1's zero-crossing comparator.	
31	DH1	SMPS1 High-Side, Gate-Driver Output. DH1 swings from LX1 to BST1. Low in shutdown.	
32	VRHOT	Open-Drain Output of Internal Comparator. VRHOT is pulled low when the voltage at THRM goes below 1.5V (30% of V _{CC}). VRHOT is high impedance in shutdown.	

Pin Description (continued)

PIN	NAME	FUNCTION				
33	PRO	Protection Disable. PRO also sets the MAX17009 in debug mode. Connect PRO high to disable OVP protection. Connect PRO to GND to enable OVP protection. When PRO is floated, the MAX17009 disables the OVP protection and also enters debug mode (see the SHDN pin description). When PGD_IN is low in debug mode, the MAX17009 DAC voltages are set by the 2-bit boot VID. When PGD_IN is high, the MAX17009 changes to serial VID mode.				
34	CSP1			ve side of the output current-sensing resistor uctor is utilized for current sensing.		
35	CSN1			tive side of the output current-sensing resistor uctor is utilized for current sensing.		
36	PGD_IN	System Power-Good Input. Indicates to the MAX17009 that the system is ready to enter serial VID mode. PGD_IN is low when SHDN first goes high, the MAX17009 decodes the boot VID to determine the boot voltage. The boot VID can be changed dynamically while PGD_IN remains low and PWRGD. The boot VID is stored after PWRGD goes high. PGD_IN goes high after the MAX17009 reaches the boot voltage. This indicates that the SVI block is active, and the MAX17009 starts to respond to the serial-interface commands. After PGD_IN has gone high, if at anytime PGD_IN should go low, the MAX17009 regulates to the previously stored boot VID.				
		Four-Level Input to Enable Offset and Transient-Phase Repeat				
	OPTION	OPTION V _{CC} OPEN REF GND	OFFSET ENABLED 0 0 1 1	TRANSIENT-PHASE REPEAT ENABLED 0 1 0 1 0 1		
37		When OFFSET is enabled, the MAX17009 enables a fixed +12.5mV offset on each of the SMPS VID codes after PGD_IN goes high. This configuration is intended for applications that implement a load-line. An external resistor at FBDC_ sets the load-line. The offset can be disabled by setting the PSI_L bit to zero through the serial interface. When OFFSET is disabled, the intended application has no load-line, and the FBDC_ pins are directly connected to the remote-sense points. Transient phase repeat allows the MAX17009 to reenable the current phase in response to a load transient, even after that phase has finished its on-pulse.				
38	FBAC1	Output of the AC Voltage-Positioning Transconductance Amplifier for SMPS1. The resistance between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop: RFBAC1 = RDROOPAC / (RSENSE1 × Gm(FBAC1)) where RDROOPAC is the transient (AC) voltage-positioning slope that PROvides an acceptable tradeoff between stability and load-transient response, Gm(FBAC1) and RSENSE1 is the value of the current-sense resistor that is used to PROvide the (CSP1, CSN1) current-sense voltage. The maximum difference between transient (AC) droop and DC droop should not exceed ±80mV at the maximum allowed load current (DC droop is set at the FBDC2 pin). Internally, V(FBDC1 - GNDS1) goes to the internal voltage integrator (slow DC loop), whereas V(FBAC1 - GNDS1) goes to the error comparator (fast-transient loop). FBAC1 is high impedance in shutdown. Note: The AC and DC droop cannot be different by more than ±3mV/A.				

Pin Description (continued)

PIN	NAME	FUNCTION		
	FBDC1	Output of the DC Voltage-Positioning Transconductance Amplifier for SMPS1. Connect a resistor R _{FBDC1} between FBDC1 and the positive side of the feedback remote sense to set the DC steady-state droop based on the voltage-positioning gain requirement:		
39		$\label{eq:RFBDC1} \begin{split} & RFBDC1 = RDROOPDC \ / \ (RSENSE1 \times G_{m}(FBDC1)) \\ & \text{where } R_DROOPDC \ \text{is the desired voltage-positioning slope and } G_{m}(FBDC1) = 1mS \ typ. \ R_SENSE1 \ \text{is the value of the current-sense resistor that is used to } PROvide the \ (CSP1, CSN1) \ current-sense voltage. \\ & To disable the load-line, short FBDC2 \ to the positive remote-sense point. \\ & FBDC1 \ is high impedance in shutdown. \end{split}$		
40	GNDS1	SMPS1 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS1 inter connects to a transconductance amplifier that fine tunes the output voltage compensating for voltadops from the regulator ground to the load ground. GNDS1 is the remote ground-sense input in combined-mode operation.		
EP	EP	Exposed Pad. Connect the exposed backside pad to GND1 and GND2.		

Table 1 shows the component selection for standard applications and Table 2 lists component suppliers.

Table 1. Component Selection for Standard Applications

• • •			
COMPONENT	V _{IN} = 7V TO 20V V _{OUT} = 1.0V - 1.3V / 18A PER PHASE	V _{IN} = 4.5V TO 14V V _{OUT} = 1.0V - 1.3V / 18A PER PHASE	
MODE	Separate, 2-phase mobile (GNDS2 not high)	Separate, 2-phase mobile (GNDS2 not high)	
Switching Frequency	$280 \text{kHz} \\ (\text{R}_{\text{OSC}} = 154 \text{k}\Omega)$	600kHz (R _{OSC} = 71.5k Ω)	
C _{IN_} , Input Capacitor (per Phase)	(2) 10µF, 25V Taiyo Yuden TMK432BJ106KM	(2) 10µF, 16V Taiyo Yuden TMK432BJ106KM	
C _{OUT_} , Output Capacitor (per Phase)	(2) 470μF, 2V, 6mΩ, low-ESR capacitor NEC/Tokin PSGD0E477M6 or Panasonic EEFUD0D471L6	(2) 330μF, 2.5V, 6mΩ, low-ESR capacitor Panasonic EEFSD0D331XR	
N _H _ High-Side MOSFET	(1) Fairchildsemi FDMS8690	(1) International Rectifier IRF7811W	
NL_ Low-Side MOSFET	(2) Vishay Si7336ADP	(2) Fairchildsemi FDMS8660S	
DL_Schottky Rectifier	3A, 40V Schottky diode Central Semiconductor CMSH3-40	None	
L_ Inductor	0.45μH, 30A, 1.1mΩ power inductor TOKO FDUE1040D-R45M or NEC/Tokin MPC1040LR45	0.22μH, 25A, 1mΩ power inductor NEC/Tokin MPC0730LR20	

Note: Mobile applications should be designed for separate mode operation. Component selection dependent on AMD CPU AC and DC specifications.



MANUFACTURER	WEBSITE
AVX	www.avxcorp.com
BI Technologies	www.bitechnologies.com
Central Semiconductor	www.centralsemi.com
Fairchild Semiconductor	www.fairchildsemi.com
International Rectifier	www.irf.com
KEMET	www.kemet.com
NEC Tokin	www.nec-tokin.com
Panasonic	www.panasonic.com

Table 2. Component Suppliers

MANUFACTURER	WEBSITE	
Pulse	www.pulseeng.com	
Renesas	www.renesas.com	
SANYO	www.secc.co.jp	
Siliconix (Vishay)	www.vishay.com	
Sumida	www.sumida.com	
Taiyo Yuden	www.t-yuden.com	
TDK	www.component.tdk.com	
ТОКО	www.tokoam.com	

Standard Application Circuits

The MAX17009 standard application circuit (Figure 2) generates two independent 18A outputs for AMD mobile CPU applications. See Table 1 for component selections. Table 2 lists the component manufacturers.

Detailed Description

The MAX17009 consists of a dual-fixed-frequency PWM controller that generates the supply voltage for two independent CPU cores. A reference buffer output (NBV_BUF) sets the regulation voltage for a separate NB regulator. The CPU cores can be configured as independent outputs, or as a combined output based on the GNDS2 pin strap (GNDS2 pulled to 1.5V - 1.8V, which are the respective voltages for DDR3 and DDR2).

Both SMPS outputs and the NB buffer can be programmed to any voltage in the VID table (see Table 4) using the SVI. The CPU is the SVI bus master, while the MAX17009 is the SVI slave. Voltage transitions are commanded by the CPU as a single-step command from one VID code to another. The MAX17009 slews the SMPS outputs at the slew rate programmed by the external RTIME resistor. For the NB buffer, the slew rate is set by the combination of RTIME and the total capacitance on the output of the buffer.

By default, the MAX17009 SMPSs are always in pulseskip mode. In separate mode, the PSI_L bit does not change the mode of operation, but removes the +12.5mV offset, if enabled by the OPTION pin. In combined mode, the PSI_L bit removes the +12.5mV offset and switches from 2-phase to 1-phase operation. The NB_SKP output always follows the state of PSI_L for the NB regulator.

+5V Bias Supply (Vcc, VDD) The MAX17009 requires an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's main 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to

The 5V bias supply powers both the PWM controller and internal gate-drive power, so the maximum current drawn is:

supply the PWM circuit and gate drivers.

$I_{BIAS} = I_{CC} + f_{SW}Q_G = 10mA$ to 60mA (typ)

where I_{CC} is provided in the *Electrical Characteristics* table, and $f_{SW}Q_G$ (per phase) is the driver's supply current, as defined in the MOSFET's data sheet. If the +5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

Switching Frequency (OSC)

Connect a resistor (R_{OSC}) between OSC and GND to set the switching frequency (per phase):

$f_{SW} = 300 \text{kHz} \times 143 \text{k}\Omega / \text{R}_{OSC}$

A 35.7k Ω to 432k Ω corresponds to switching frequencies of 1.2MHz to 100kHz, respectively. High-frequency (1.2MHz) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency (100kHz) operation offers the best overall efficiency at the expense of component size and board space. Minimum on-time (ton(MIN)) must also be taken into consideration. See the Switching frequency bullet in the *SMPS Design Procedure* section.






Figure 2. Standard Application Circuit



MAX17009

Interleaved Multiphase Operation

The MAX17009 interleaves both phases—resulting in 180° out-of-phase operation that minimizes the input and output filtering requirements, reduces electromagnetic interference (EMI), and improves efficiency. The high-side MOSFETs do not turn on simultaneously during normal operation. The instantaneous input current is effectively reduced by the number of active phases, resulting in reduced input-voltage ripple, ESR power loss, and RMS ripple current (see the *Input-Capacitor Selection* section). Therefore, the controller achieves high performance while minimizing the component count, which reduces cost, saves board space, and lowers component power requirements, making the MAX17009 ideal for high-power, cost-sensitive applications.

Transient-Phase Repeat

When a transient occurs, the output-voltage deviation depends on the controller's ability to quickly detect the transient and slew the inductor current. A fixed-frequency controller typically responds only when a clock edge occurs, resulting in a delayed transient response. To minimize this delay time, the MAX17009 includes enhanced transient detection and transient- phase-repeat capabilities. If the controller detects that the output voltage has dropped by 25mV, the transient-detection comparator immediately retriggers the phase that completed its on-time last. The controller triggers the subsequent phases as normal on the appropriate oscillator edges. This effectively triggers a phase a full cycle early, increasing the total inductor-current slew rate and providing an immediate transient response.

The OPTION pin setting enables or disables the transient phase-repeat feature. Keep OPTION OPEN or connected to GND to enable transient-phase repeat. Connect OPTION to V_{CC} or REF to disable transientphase repeat. See the *Offset and Transient-Phase Repeat (OPTION)* section.

Feedback Adjustment Amplifiers

Steady-State Voltage-Positioning Amplifier (DC Droop)

Each of the MAX17009 SMPS controllers includes two transconductance amplifiers—one for steady-state DC droop, and another for AC droop. The amplifiers' inputs are generated by summing their respective current-sense inputs, which differentially sense the voltage across either current-sense resistors or the inductor's DCR.

The DC droop amplifier's output (FBDC) connects to the remote-sense point of the output through a resistor that sets each phase's DC voltage-positioning gain:

$$V_{OUT} = V_{TARGET} - R_{FBDC}$$

where the target voltage (VTARGET) is defined in the *Nominal Output-Voltage Selection* section, and the FBDC amplifier's output current (IFBDC) is determined by each phase's current-sense voltage:

$I_{FBDC} = G_{m(FBDC)}V_{CS}$

where $V_{CS} = V_{CSP} - V_{CSN}$ is the differential currentsense voltage, and $G_{M(FBDC)}$ is typically 1mS as defined in the *Electrical Characteristics* table.

DC droop is typically used together with the +12.5mV offset feature to keep within the DC tolerance window of the application. See the *Offset and Transient-Phase Repeat (OPTION)* section. The ripple voltage on FBDC must be less than the 18mV (min) transient phase repeat threshold:

$\Delta I_L R_{SENSE} G_m (FBDC) R_{FBDC} + \Delta I_L R_{ESR} \leq 18 mV$

$$R_{FBDC} \le \left(\frac{18mV}{\Delta I_{L}} - R_{ESR}\right) - R_{SENSE}G_{m(FBDC)}$$

where ΔI_L is the inductor ripple current, RESR is the effective output ESR at the remote sense point, RSENSE is the current-sense element, and G_{m(FBDC)} is 1.03mS (max) as defined in the *Electrical Characteristics* table. The worst-case inductor ripple occurs at the maximum input voltage and the minimum output-voltage conditions:

$$\Delta I_{L(MAX)} = \frac{V_{OUT(MIN)} (V_{IN(MAX)} - V_{OUT(MIN)})}{V_{IN(MAX)} f_{OSCL}}$$

To disable voltage positioning, set R_{FBDC} to zero.

Transient Voltage-Positioning Amplifier (AC Droop) The AC droop amplifier's output (FBAC) connects to the remote-sense point of the output through a resistor that sets each phase's AC voltage-positioning gain:

$V_{OUT} = V_{TARGET} - R_{FBAC}$

where the target voltage (VTARGET) is defined in the *Nominal Output-Voltage Selection* section, and the FBAC amplifier's output current (IFBAC) is determined by each phase's current-sense voltage:

$I_{FBAC} = G_{m(FBAC)}V_{CS}$

where $V_{CS} = V_{CSP} - V_{CSN}$ is the differential currentsense voltage, and $G_{M(FBAC)}$ is 1.03mS (max), as defined in the *Electrical Characteristics* table.

AC droop is required for stable operation of the MAX17009. A minimum of 1mV/A is recommended. AC droop must not be disabled.



The maximum allowable AC droop is limited by the recommended integrator correction range of ± 100 mV and on the DC droop:

 $|\mathsf{R}_{\mathsf{FBAC}} - \mathsf{R}_{\mathsf{FBDC}}| \leq \frac{100 \text{mV}}{1.03 \text{mSI}_{\mathsf{LOAD}}(\mathsf{MAX})\mathsf{R}_{\mathsf{SENSE}}}$

Differential Remote Sense

The MAX17009 controller includes independent differential, remote-sense inputs for each CPU core to eliminate the effects of voltage drops along the PC board (PCB) traces and through the processor's power pins. The feedback-sense (FBDC_) input connects to the voltage-positioning resistor (RFBDC_). The groundsense (GNDS_) input connects to an amplifier that adds an offset directly to the target voltage, effectively adjusting the output voltage to counteract the voltage drop in the ground path. Connect the feedback-sense (FBDC_) voltage-positioning resistor (RFBDC_), and ground-sense (GNDS_) input directly to the respective CPU core's remote-sense outputs as shown in Figure 2.

GNDS2 has a dual function. At power-on, the voltage level on GNDS2 configures the MAX17009 as two independent switching regulators, or one higher current two-phase regulator. Keep GNDS2 low during powerup to configure the MAX17009 in separate mode. Connect GNDS2 to a voltage above 0.8V (typ) for combined-mode operation. In the AMD mobile system, this is automatically done by the CPU that is plugged into the socket that pulls GNDS2 to the V_{DDIO} voltage level.

The MAX17009 checks the GNDS2 level at the time when the internal REFOK signal goes high, and latches the operating mode information (separate or combined mode). This latch is cleared by cycling the SHDN pin.

Integrator Amplifier

An internal integrator amplifier forces the DC average of the FBDC_ voltage to equal the target voltage. This transconductance amplifier integrates the feedback voltage and provides a fine adjustment to the regulation voltage (Figure 3), allowing accurate DC output-voltage regulation regardless of the output-ripple voltage. The integrator amplifier has the ability to shift the output voltage by ± 100 mV (min).

The MAX17009 disables the integrator by connecting the amplifier inputs together at the beginning of all VID transitions done in pulse-skipping mode. The integrator remains disabled until 20µs after the transition is completed (the internal target settles), and the output is in regulation (edge detected on the error comparator).

When voltage positioning is disabled (R_{FBDC} = 0Ω), the AC droop setting must be less than the ±100mV

minimum adjustment range of the integrator amplifier to guarantee proper DC output-voltage accuracy. See the *Steady State Voltage-Positioning Amplifiers (DC Droop)* and the *Transient Voltage-Positioning Amplifiers (AC Droop)* sections.

2-Wire Serial Interface (SVC, SVD)

The MAX17009 supports the 2-wire, write only, serialinterface bus as defined by the AMD Serial VID Interface Specification. The serial interface is similar to the high-speed 3.4MHz I²C bus, but without the master mode sequence. The bus consists of a clock line (SVC) and a data line (SVD). The CPU is the bus master, and the MAX17009 is the slave. The MAX17009 serial interface works from 100kHz to 3.4MHz. In the AMD mobile application, the bus runs at 3.4MHz.

The serial interface is active only after PGD_IN goes high in the startup sequence. The CPU sets the VID voltage of the three internal DACs and the PSI_L bit through the serial interface.

During the startup sequence, the SVC and SVD inputs serve an alternate function to set the 2-bit boot VID for all three DACs while PWRGD is low. In debug mode, the SVC and SVD inputs function in the 2-bit VID mode when PGD_IN is low, and in the serial-interface mode when PGD_IN is high.

Nominal Output-Voltage Selection

SMPS Output Voltage

The nominal no-load output voltage (VTARGET_) for each SMPS is defined by the selected voltage reference (VID DAC) plus the remote ground-sense adjustment (VGNDS) and the offset voltage (VOFFSET) as defined in the following equation:

$$V_{TARGET} = V_{FBDC} = V_{DAC} + V_{GNDS} + V_{OFFSET}$$

where V_{DAC} is the selected VID voltage of the SMPS DAC, V_{GNDS} is the ground-sense correction voltage, and V_{OFFSET} is the +12.5mV offset enabled by the OPTION pin, when the PSI_L is set high.


NBV_BUF Output Voltage

The nominal output voltage (V_{TARGET}) for the NBV_BUF is defined by the selected voltage reference (VID DAC) plus the remote ground-sense adjustment (V_{GNDS}), as defined in the following equation:

VTARGET = VNBV_BUF = VDAC + VGNDS_NB

where V_{DAC} is the selected VID voltage of the NBV_BUF DAC, and $V_{GNDS}NB$ is the ground-sense correction voltage. The offset voltage (VOFFSET) is not applied to NBV_BUF.





7-Bit DAC

Inside the MAX17009 are three 7-bit digital-to-analog converters (DACs). Each DAC can be individually programmed to different voltage levels through the serialinterface bus. The DAC sets the target for the output voltage for the SMPSs and the NB buffer output (NBV_BUF). The available DAC codes and resulting output voltages are compatible with the AMD SVI (Table 4) specifications

Boot Voltage

On startup, the MAX17009 slews the target for all three DACs from ground to the boot voltage set by the SVC and SVD pin voltage levels. While the output is still below regulation, the SVC and SVD levels can be changed, and the MAX17009 sets the DACs to the new boot voltage. Once the programmed boot voltage is reached and PWRGD goes high, the MAX17009 stores the boot VID. Changes in the SVC and SVD settings do not change the output voltage once the boot VID is stored. When PGD_IN goes high, the MAX17009 exits boot mode, and the three DACs can be independently set to any voltage in the VID table through the serial interface.

If PGD_IN goes from high to low anytime after the boot VID is stored, the MAX17009 sets all three DACs back to the voltage of the stored boot VID.

When in debug mode ($\overrightarrow{PRO} = OPEN$), the MAX17009 uses a different boot-voltage code set. Keeping PGD_IN low allows the SVC and SVD inputs to set the three DACs to different voltages in the boot-voltage code table. When PGD_IN is subsequently set high, the three DACs can be independently set to any voltage in the VID table serial interface. Table 3 shows the boot-voltage code table.

.			
svc	SVD	BOOT VOLTAGE (VBOOT) (PRO = V _{CC} OR GND)	BOOT VOLTAGE (VBOOT) (PRO = OPEN)
0	0	1.1	1.4
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8

Table 3. Boot-Voltage Code Table

Offset

A +12.5mV offset can be added to both SMPS DAC voltages for applications that include DC droop. The offset is applied only after the MAX17009 exits boot mode (PGD_IN going from low to high), and the MAX17009 enters the serial-interface mode. The offset is disabled when the PSI_L bit is set, saving more power when the load is light.



The OPTION pin setting enables or disables the +12.5mV offset. Connect OPTION to REF or GND to enable the offset. Keep OPTION open or connected to V_{CC} to disable the offset. See the *Offset and Transient-Phase Repeat (OPTION)* section.

Output-Voltage Transition Timing SMPS Output-Voltage Transition

The MAX17009 performs positive voltage transitions in a controlled manner, automatically minimizing input surge currents. This feature allows the circuit designer to achieve nearly ideal transitions, guaranteeing just-in-time arrival at the new output voltage level with the lowest possible peak currents for a given output capacitance. The slew rate (set by resistor RTIME) must be set fast enough to ensure that 35.7k Ω and 357k Ω for corresponding slew rates between 25mV/µs to 2.5mV/µs, respectively, for the SMPSs.

At the beginning of an output-voltage transition, the MAX17009 blanks both PWRGD comparator thresholds, preventing the PWRGD open-drain output from changing states during the transition. At the end of an upward VID transition, the controller enables both PWRGD thresholds approximately 20µs after the slewrate controller reaches the target output voltage. At the end of a downward VID transition, the upper PWRGD threshold is enabled only after the output reaches the lower VID code setting.

The MAX17009 automatically controls the current to the minimum level required to complete the transition in the calculated time. The slew-rate controller uses an internal capacitor and current source programmed by RTIME to transition the output voltage. The total transition time depends on RTIME, the voltage difference, and the accuracy of the slew-rate controller (CSLEW accuracy). The slew rate is not dependent on the total output capacitance, as long as the surge current is less than the current limit set by ILIM. For all dynamic positive VID transitions, the transition time (tTRAN) is given by:

$$t_{\text{TRAN}} = \frac{|V_{\text{NEW}} - V_{\text{OLD}}|}{(dV_{\text{TARGET}}/dt)}$$

where dV_{TARGET}/dt = 6.25mV/µs x 143k Ω / R_{TIME} is the slew rate, V_{OLD} is the original output voltage, and V_{NEW} is the new target voltage. See the TIME Slew-Rate Accuracy row in the *Electrical Characteristics* table for slew-rate limits.

The output voltage tracks the slewed target voltage, making the transitions relatively smooth. The average inductor current per phase required to make an outputvoltage transition is: