Ehipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

General Description

The MAX17030/MAX17036 are 3/2-phase interleaved Quick-PWM™ step-down VID power-supply controllers for IMVP-6.5 notebook CPUs. Two integrated drivers and the option to drive a third phase using an external driver such as the MAX8791 allow for a flexible 3/2-phase configuration depending on the CPU being supported.

True out-of-phase operation reduces input ripple-current requirements and output-voltage ripple while easing component selection and layout difficulties. The Quick-PWM control provides instantaneous response to fast load-current steps. Active voltage positioning reduces power dissipation and bulk output capacitance requirements and allows ideal positioning compensation for tantalum, polymer, or ceramic bulk output capacitors.

The MAX17030/MAX17036 are intended for bucking down the battery directly to create the core voltage. The single-stage conversion method allows this device to directly step down high-voltage batteries for the highest possible efficiency.

A slew-rate controller allows controlled transitions between VID codes. A thermistor-based temperature sensor provides programmable thermal protection. An output current monitor provides an analog current output proportional to the sum of the inductor currents, which in steady state is the same as the current consumed by the CPU.

Applications

IMVP-6.5 SV and XE Core Power Supplies

High-Current Voltage-Positioned Step-Down **Converters**

3 to 4 Li+ Cells Battery to CPU Core Supply **Converters**

Notebooks/Desktops/Servers

+Denotes a lead-free(Pb)/RoHS-compliant package. *EP = Exposed pad.

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

MAXM

Features

- ♦ **Triple/Dual-Phase Quick-PWM Controllers**
- ♦ **2 Internal Drivers + 1 External Driver**
- ♦ **±0.5% VOUT Accuracy Over Line, Load, and Temperature**
- ♦ **7-Bit IMVP-6.5 DAC**
- **Dynamic Phase Selection Optimizes Active/Sleep Efficiency**
- ♦ **Transient Phase Overlap Reduces Output Capacitance**
- ♦ **Transient Suppression Feature (MAX17036 Only)**
- ♦ **Integrated Boost Switches**
- ♦ **Active Voltage Positioning with Adjustable Gain**
- **Accurate Lossless Current Balance and Current Limit**
- ♦ **Remote Output and Ground Sense**
- ♦ **Adjustable Output Slew-Rate Control**
- ♦ **Power-Good (IMVPOK), Clock Enable (**CLKEN**), and Thermal-Fault (**VRHOT**) Outputs**
- ♦ **IMVP-6.5 Power Sequencing and Timing Compliant**
- ♦ **Output Current Monitor (IMON)**
- ♦ **Drives Large Synchronous Rectifier FETs**
- **7V to 26V Battery Input Range**
- ♦ **Adjustable Switching Frequency (600kHz max)**
- ♦ **Undervoltage, Overvoltage, and Thermal-Fault Protection**

Pin Configuration

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Note 1: Absolute Maximum Ratings valid using 20MHz bandwidth limit.

Note 2: SHDN might be forced to 12V for the purpose of debugging prototype breadboards using the no-fault test mode. Internal BST switches are disabled as well. Use external BST diodes when SHDN is forced to 12V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V_{IN} = 10V, V_{CC} = V_{DD} = V_{SHDN} = V_{PGD_IN} = V_{PSI} = V_{ILIM} = 5V, V_{DPRSLPVR} = V_{GNDS} = 0, V_{CSP} = V_{CSN} = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

/VI/IXI/VI

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VIN = 10V, VCC = VDD = VSHDN = VPGD_IN = VPSI = VILIM = 5V, VDPRSLPVR = VGNDS = 0, VCSP_ = VCSN_ = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VIN = 10V, VCC = VDD = VSHDN = VPGD_IN = VPSI = VILIM = 5V, VDPRSLPVR = VGNDS = 0, VCSP_ = VCSN_ = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

MAXIM

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VIN = 10V, VCC = VDD = VSHDN = VPGD_IN = VPSI = VILIM = 5V, VDPRSLPVR = VGNDS = 0, VCSP_ = VCSN_ = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VIN = 10V, VCC = VDD = VSHDN = VPGD_IN = VPSI = VILIM = 5V, VDPRSLPVR = VGNDS = 0, VCSP_ = VCSN_ = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V_{IN} = 10V, V_{CC} = V_{DD} = V_{SHDN} = V_{PGD_IN} = V_{PSI} = V_{ILIM} = 5V, V_{DPRSLPVR} = V_{GNDS} = 0, V_{CSP_} = V_{CSN_} = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = -40oC to +105°C**, unless otherwise noted.) (Note 5)

MAXM

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VIN = 10V, VCC = VDD = VSHDN = VPGD_IN = VPSI = VILIM = 5V, VDPRSLPVR = VGNDS = 0, VCSP_ = VCSN_ = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = -40oC to +105°C**, unless otherwise noted.) (Note 5)

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VIN = 10V, VCC = VDD = VSHDN = VPGD_IN = VPSI = VILIM = 5V, VDPRSLPVR = VGNDS = 0, VCSP_ = VCSN_ = 1.0000V, FB = FBAC, RFBAC = 3.57kΩ from FBAC to CSN_, [D6–D0] = [0101000]; **TA = -40oC to +105°C**, unless otherwise noted.) (Note 5)

MAXIM

MAX17030/MAX17036 920217030/MAX17036

1/2/3-Phase Quick-PWM IMVP-6.5 VID Controllers

ELECTRICAL CHARACTERISTICS (continued)

Note 3: The equation for the target voltage V_{TARGET} is:

 $VTARGET = The slew-rate-controlled version of VDAC, where VDAC = 0 for shutdown$

VDAC = VBOOT during IMVP-6.5 startup

 $V_{\text{DAC}} = V_{\text{VID}}$ otherwise (the V_{VID} voltages for all possible VID codes are given in Table 4).

- In pulse-skipping mode, the output rises by approximately 1.5% when transitioning from continuous conduction to no load.
- Note 4: On-time and minimum off-time specifications are measured from 50% to 50% at the DH_ pin, with LX_ forced to 0V, BST_ forced to 5V, and a 500pF capacitor from DH_ to LX_ to simulate external MOSFET gate capacitance. Actual in-circuit times might be different due to MOSFET switching speeds.

Note 5: Specifications to -40°C and +105°C are guaranteed by design, not production tested.

Typical Operating Characteristics

/VI /I X I /VI **___ 9**

Typical Operating Characteristics (continued)

(Circuit of Figure 1. V_{IN} = 12V, V_{CC} = V_{DD} = 5V, $\overline{S HDN}$ = V_{CC} , D0-D6 set for 0.95V, T_A = +25°C, unless otherwise specified.)

MAXIM

Typical Operating Characteristics (continued)

(Circuit of Figure 1. V_{IN} = 12V, V_{CC} = V_{DD} = 5V, $\overline{S HDN}$ = V_{CC} , D0-D6 set for 0.95V, T_A = +25°C, unless otherwise specified.)

Pin Description

Pin Description (continued)

Pin Description (continued)

MAXIM

Pin Description (continued)

Pin Description (continued)

16 __

MAXIM

Figure 1. Standard 3-Phase IMVP-6.5 Application Circuit

Table 1. Component Selection for Standard Applications

Table 2. Component Suppliers

Figure 2. Standard 2-Phase IMVP-6.5 Application Circuit

Figure 3. Functional Diagram

__ 19

MAX17030/MAX17036

MAX17030/MAX17036

Detailed Description

Free-Running, Constant-On-Time PWM Controller with Input Feed-Forward

The Quick-PWM control architecture is a pseudo-fixedfrequency, constant-on-time, current-mode regulator with voltage feed-forward (Figure 3). This architecture relies on the output filter capacitor's ESR to act as the currentsense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a oneshot whose period is inversely proportional to input voltage, and directly proportional to output voltage or the difference between the main and secondary inductor currents (see the On-Time One-Shot section). Another oneshot sets a minimum off-time. The on-time one-shot triggers when the error comparator goes low, the inductor current of the selected phase is below the valley currentlimit threshold, and the minimum off-time one-shot times out. The controller maintains 120° out-of-phase operation by alternately triggering the three phases after the error comparator drops below the output-voltage set point.

Triple 120° Out-of-Phase Operation

The three phases in the MAX17030/MAX17036 operate 120° out-of-phase to minimize input and output filtering requirements, reduce electromagnetic interference (EMI), and improve efficiency. This effectively lowers component count—reducing cost, board space, and component power requirements—making the MAX17030/MAX17036 ideal for high-power, cost-sensitive applications.

The MAX17030/MAX17036 share the current between three phases that operate 120° out-of-phase, so the high-side MOSFETs never turn on simultaneously during normal operation. The instantaneous input current of each phase is effectively reduced, resulting in reduced input voltage ripple, ESR power loss, and RMS ripple current (see the Input Capacitor Selection section). Therefore, the same performance can be achieved with fewer or less-expensive input capacitors.

+5V Bias Supply (V_{CC} and V_{DD})

The Quick-PWM controller requires an external +5V bias supply in addition to the battery. Typically, this +5V bias supply is the notebook's 95% efficient +5V system supply. The $+5V$ bias supply must provide V_{CC} (PWM controller) and VDD (gate-drive power), so the maximum current drawn is:

$$
I_{\text{BIAS}} = I_{\text{CC}} + f_{\text{SW}} \left(Q_{\text{G(LOW)}} + Q_{\text{G(HIGH)}} \right)
$$

where I_{CC} is provided in the Electrical Characteristics table, fsw is the switching frequency, and $Q_G(LOW)$ and QG(HIGH) are the MOSFET data sheet's total gatecharge specification limits at VGS = 5V.

V_{IN} and V_{DD} can be connected together if the input power source is a fixed +4.5V to +5.5V supply. If the +5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

Switching Frequency (TON)

Connect a resistor (R_{TON}) between TON and V_{IN} to set the switching period $T_{SW} = 1/f_{SW}$, per phase:

$$
T_{SW} = 16.26pF \times (R_{TON} + 6.5k\Omega)
$$

A 96.75kΩ to 303.25kΩ corresponds to switching periods of 167ns (600kHz) to 500ns (200kHz), respectively. High-frequency (600kHz) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. Low-frequency (200kHz) operation offers the best overall efficiency at the expense of component size and board space.

TON Open-Circuit Protection

The TON input includes open-circuit protection to avoid long, uncontrolled on-times that could result in an overvoltage condition on the output. The MAX17030/ MAX17036 detect an open-circuit fault if the TON current drops below 10μA for any reason—the TON resistor (RTON) is unpopulated, a high resistance value is used, the input voltage is low, etc. Under these conditions, the MAX17030/MAX17036 stop switching (DH and DL pulled low) and immediately set the fault latch. Toggle SHDN or cycle the V_{CC} power supply below 0.5V to clear the fault latch and reactivate the controller.

On-Time One-Shot

The MAX17030/MAX17036 contain a fast, low-jitter, adjustable one-shot that sets the high-side MOSFETs on-time. It is shared among the three phases. The oneshot for the main phase varies the on-time in response to the input and feedback voltages. The main high-side switch on-time is inversely proportional to the input voltage as measured by the V+ input, and proportional to the feedback voltage (VFB):

$$
t_{\rm ON} = \frac{T_{\rm SW} (V_{\rm FB} + 0.075V)}{V_{\rm IN}}
$$

The one-shot for the second phase and third phase varies the on-time in response to the input voltage and the difference between the main and the other inductor currents. Two identical transconductance amplifiers integrate the difference between the master and each slave's current-sense signals. The summed output is connected to an internal integrator for each masterslave pair, which serves as the input to the respective slave's high-side MOSFET TON timer.

When the main and other phase current-sense signals $(VCM = VCMP - VCMN$ and $VCS = VCSP - VCSM)$ become unbalanced, the transconductance amplifiers adjust the other phase's on-time, which increases or decreases the phase inductor current until the current-sense signals are properly balanced:

$$
t_{ON(SEC)} = T_{SW}\left(\frac{V_{CCI} + 0.075V}{V_{IN}}\right)
$$

= $T_{SW}\left(\frac{V_{FB} + 0.075V}{V_{IN}}\right) + T_{SW}\left(\frac{I_{CCI}Z_{CCI}}{V_{IN}}\right)$
= (Main On-time) + (Secondary Current Balance Correction)

where V_{CCI} is the internal integrator node for each slave's current-balance integrator, and Z_{CC} is the effective impedance at that node.

During phase overlap, t_{ON} is calculated based on phase 1's on-time requirements, but reduced by 33% when operating with three phases.

For a 3-phase regulator, each phase cannot be enabled until the other 2 phases have completed their on-time and the minimum off-times have expired. As such, the minimum period is limited by $3 \times (10N +$ to FF(MIN)). Maximum ton is dependent on minimum V_{IN} and maximum output voltage:

 $T_{SW(MIN)} = N_{PH} \times (t_{ON(MAX)} + t_{OFF(MIN)})$

where:

 $t_{ON(MAX)} = V_{FB(MAX)} / V_{IN(MINX)}$ Tsw(MIN)

so:

 $T_SW(MIN) = toFF(MIN)/[1/NPH - VIN(MAX)/VIN(MIN)]$

Hence, for a 7V input and 1.1V output, 500kHz is the maximum switching frequency. Running at this limit is not desirable as there is no room to allow the regulator to make adjustments without triggering phase overlap. For a 3-phase, high-current application with minimum 8V input, the practical switching frequency is 300kHz.

On-times translate only roughly to switching frequencies. The on-times guaranteed in the Electrical Characteristics are influenced by parasitics in the conduction paths and propagation delays. For loads above the critical conduction point, where the dead-time effect (LX flying high and conducting through the high-side FET body diode) is no longer a factor, the actual switching frequency (per phase) is:

$$
f_{SW} = \frac{(V_{OUT} + V_{DIS})}{t_{ON}(V_{IN} + V_{DIS} - V_{CHG})}
$$

where V_{DIS} and V_{CHG} are the sum of the parasitic voltage drops in the inductor discharge and charge paths,

1/2/3-Phase Quick-PWM IMVP-6.5 VID Controllers

including MOSFET, inductor, and PCB resistances; VCHG is the sum of the parasitic voltage drops in the inductor charge path, including high-side switch, inductor, and PCB resistances; and top is the on-time as determined above.

Current Sense

The MAX17030/MAX17036 sense the output current of each phase allowing the use of current-sense resistors on inductor DCR as the current-sense element. Lowoffset amplifiers are used for current balance, voltagepositioning gain, and current limit.

Using the DC resistance (R_{DCR}) of the output inductor allows higher efficiency. The initial tolerance and temperature coefficient of the inductor's DCR must be accounted for in the output-voltage droop-error budget and current monitor. This current-sense method uses an RC filtering network to extract the current information from the output inductor (see Figure 4). The RC network should match the inductor's time constant (L/RDCR):

$$
R_{CS} = \left(\frac{R2}{R1 + R2}\right) R_{DCR}
$$

and:

$$
R_{CS} = \frac{L}{C_{EQ}} \left[\frac{1}{R1} + \frac{1}{R2} \right]
$$

where R_{CS} is the required current-sense resistance, and R_{DCR} is the inductor's series DC resistance. Use the typical inductance and R_{DCR} values provided by the inductor manufacturer. To minimize the currentsense error due to the current-sense inputs' bias current (ICSP and ICSN), choose R1//R2 to be less than $2k\Omega$ and use the above equation to determine the sense capacitance (C_{EQ}) . Choose capacitors with 5% tolerance and resistors with 1% tolerance specifications. Temperature compensation is recommended for this current-sense method. See the Voltage Positioning and Loop Compensation section for detailed information.

When using a current-sense resistor for accurate output-voltage positioning, the circuit requires a differential RC filter to eliminate the AC voltage step caused by the equivalent series inductance (L_{ESL}) of the currentsense resistor (see Figure 4). The ESL induced voltage step might affect the average current-sense voltage. The RC filter's time constant should match the L_{FSI} / RSENSE time constant formed by the current-sense resistor's parasitic inductance:

$$
\frac{L_{ESL}}{R_{SENSE}} = C_{EQ}R_{EQ}
$$

Figure 4. Current-Sense Methods

where LFSL is the equivalent series inductance of the current-sense resistor, RSENSE is current-sense resistance value, and C_{EQ} and R_{EQ} are the time-constant matching components.

B) LOSSLESS INDUCTOR SENSING

CSP_ CSN_

Current Balance

The MAX17030/MAX17036 integrate the difference between the current-sense voltages and adjust the ontime of the secondary phase to maintain current balance. The current balance relies on the accuracy of the current-sense signals across the current-sense resistor or inductor DCR. With active current balancing, the current mismatch is determined by the current-sense resistor or inductor DCR values and the offset voltage of the transconductance amplifiers:

$$
I_{OS(BAL)} = I_{LMAIN} - I_{LSEC} = \frac{V_{OS(BAL)}}{R_{SENSE}}
$$

 $R_{CS} = \frac{R2}{R1 + R2} R_{DCR}$

1 1 C_{EQ} R1 R2 $R_{DCR} = \frac{L}{C_{EQ}} \left[\frac{1}{R1} + \frac{1}{R2} \right]$

C_{OUT}

Ŀ

C_{OUT}

 R_{SENSE} $C_{FQ}R_{EQ}=\frac{L_{ESL}}{R_{SUSR}}$

CEQ

FOR THERMAL COMPENSATION:

R2 SHOULD CONSIST OF AN NTC RESISTOR IN SERIES WITH A STANDARD THIN-FILM RESISTOR

R_{DCR}

R2

۸

SENSE RESISTOR

 R_{EQ} C_{FQ}

where $R_{\text{SENSE}} = R_{\text{CM}} = R_{\text{CS}}$ and $V_{\text{OS}(\text{IBAL})}$ is the current balance offset specification in the Electrical Characteristics table.

The worst-case current mismatch occurs immediately after a load transient due to inductor value mismatches resulting in different di/dt for the two phases. The time it takes the current-balance loop to correct the transient imbalance depends on the mismatch between the inductor values and switching frequency.

Current Limit

The current-limit circuit employs a unique "valley" current-sensing algorithm that senses the voltage across the current-sense resistors or inductor DCR at the current-sense inputs (CSP_ to CSN_). If the current-sense signal of the selected phase is above the current-limit threshold, the PWM controller does not initiate a new cycle until the inductor current of the selected phase drops below the valley current-limit threshold. When any one phase exceeds the current limit, all phases are effectively current limited since the interleaved controller does not initiate a cycle with the next phase.

Since only the valley current is actively limited, the actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the currentsense resistance, inductor value, and battery voltage.

The positive valley current-limit threshold voltage at CSP to CSN equals precisely 1/10 of the differential TIME to ILIM voltage over a 0.1V to 0.5V range (10mV to 50mV current-sense range). Connect ILIM directly to V_{CC} to set the default current-limit threshold setting of 22.5mV (typ).

The negative current-limit threshold (forced-PWM mode only) is nominally -125% of the corresponding valley current-limit threshold. When the inductor current drops below the negative current limit, the controller immediately activates an on-time pulse—DL turns off, and DH turns on—allowing the inductor current to remain above the negative current threshold.

Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signals seen by the current-sense inputs (CSP_, CSN_).

Feedback Adjustment Amplifiers **Voltage-Positioning Amplifier (Steady-State Droop)**

The MAX17030/MAX17036 include a transconductance amplifier for adding gain to the voltage-positioning sense path. The amplifier's input is generated by summing the current-sense inputs, which differentially sense the voltage across either current-sense resistors or the inductor's DCR. The amplifier's output connects directly to the regulator's voltage-positioned feedback input (FB), so the resistance between FB and the output-voltage sense point determines the voltage-positioning gain:

 $V_{\text{OUT}} = V_{\text{TARGET}} - R_{\text{FB}} I_{\text{FB}}$

where the target voltage (VTARGET) is defined in the Nominal Output Voltage Selection section, and the FB

amplifier's output current (IFB) is determined by the sum of the current-sense voltages:

$$
I_{FB} = G_{m(FB)} \sum_{X=1}^{n_{PH}} V_{CSX}
$$

where V_{CSX} = V_{CSP} - V_{CSN} is the differential currentsense voltage, and G_m (FB) is typically 400µS as defined in the Electrical Characteristics.

Differential Remote Sense

The MAX17030/MAX17036 include differential, remotesense inputs to eliminate the effects of voltage drops along the PCB traces and through the processor's power pins. The feedback-sense node connects to the voltage-positioning resistor (RFB). The ground-sense (GNDS) input connects to an amplifier that adds an offset directly to the target voltage, effectively adjusting the output voltage to counteract the voltage drop in the ground path. Connect the voltage-positioning resistor (R_{FR}) and ground sense (GNDS) input directly to the processor's remote sense outputs as shown in Figure 1.

Integrator Amplifier

An internal integrator amplifier forces the DC average of the FB voltage to equal the target voltage, allowing accurate DC output-voltage regulation regardless of the output ripple voltage.

The MAX17030/MAX17036 disable the integrator by connecting the amplifier inputs together at the beginning of all VID transitions done in pulse-skipping mode (DPRSLPVR = high). The integrator remains disabled until 20μs after the transition is completed (the internal target settles) and the output is in regulation (edge detected on the error comparator).

Transient Overlap Operation

When a transient occurs, the response time of the controller depends on how quickly it can slew the inductor current. Multiphase controllers that remain 120° out-ofphase when a transient occurs actually respond slower than an equivalent single-phase controller. In order to provide fast transient response, the MAX17030/ MAX17036 support a phase overlap mode, which allows the triple regulators to operate in-phase when heavy load transients are detected, effectively reducing the response time. After any high-side MOSFET turns off, if the output voltage does not exceed the regulation voltage when the minimum off-time expires, the controller simultaneously turns on all high-side MOSFETs with the same on-time during the next on-time cycle. The phases remain overlapped until the output voltage exceeds the regulation voltage after the minimum

off-time expires. The on-time for each phase is based on the input voltage to FB ratio (i.e., follows the master on-time), but reduced by 33% in a 3-phase configuration, and not reduced in a 2-phase configuration. This maximizes the total inductor current slew rate.

After the phase-overlap mode ends, the controller automatically begins with the next phase. For example, if phase 2 provided the last on-time pulse before overlap operation began, the controller starts switching with phase 3 when overlap operation ends.

Nominal Output Voltage Selection

The nominal no-load output voltage (VTARGET) is defined by the selected voltage reference (VID DAC) plus the remote ground-sense adjustment (VGNDS) as defined in the following equation:

 $V_{TARGET} = V_{FB} = V_{DAC} + V_{ GNDS}$

where VDAC is the selected VID voltage. On startup, the MAX17030/MAX17036 slew the target voltage from ground to the preset boot voltage. Table 3 is the operating mode truth table.

Table 3. Operating Mode Truth Table

DAC Inputs (D0–D6)

The digital-to-analog converter (DAC) programs the output voltage using the D0–D6 inputs. D0–D6 are low-voltage (1.0V) logic inputs, designed to interface directly with the CPU. Do not leave D0–D6 unconnected. Changing D0–D6 initiates a transition to a new output-voltage level. Change D0–D6 together, avoiding greater than 20ns skew between bits. Otherwise, incorrect DAC readings might cause a partial transition to the wrong voltage level followed by the intended transition to the correct voltage level, lengthening the overall transition time. The available DAC codes and resulting output voltages are compatible with the IMVP-6.5 (Table 4) specifications.

OFF Code

 $VID = 1111111$ is defined as an OFF code. When the OFF code is set, the MAX17030/MAX17036 go through the same shutdown sequence as though SHDN has been pulled low—output discharged to zero, CLKEN high, and PWRGD low. Only the IC supply currents remain at the operating levels rather than the shutdown level. When exiting from the OFF code, the MAX17030/ MAX17036 go through the boot sequence, similar to the sequence when $\overline{\text{SHDN}}$ is first pulled high.

*Multiphase operation = All enabled phases active.

Table 3. Operating Mode Truth Table (continued)

*Multiphase operation = All enabled phases active.

Table 4. IMVP-6.5 Output Voltage VID DAC Codes

