

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









General Description

The MAX17080 is a triple-output, step-down, fixedfrequency controller for AMD's serial VID interface (SVI) CPU and northbridge (NB) core supplies. The MAX17080 consists of two high-current SMPSs for the CPU cores and one 3A internal switch SMPS for the NB core. The two CPU core SMPSs run 180° out-of-phase for true interleaved operation, minimizing input capacitance. The 3A internal switch SMPS runs at twice the switching frequency of the core SMPS, reducing the size of the external components.

The MAX17080 is fully AMD SVI compliant. Output voltages are dynamically changed through a 2-wire SVI, allowing the SMPSs to be individually programmed to different voltages. A slew-rate controller allows controlled transitions between VID codes and controlled soft-start. SVI also allows each SMPS to be individually set into a low-power pulse-skipping state.

Transient phase repeat improves the response of the fixed-frequency architecture, reducing the total output capacitance for the CPU core. A thermistor-based temperature sensor provides a programmable thermal-fault output (VRHOT).

The MAX17080 includes output overvoltage protection (OVP), undervoltage protection (UVP), and thermal protection. When any of these protection features detect a fault, the controller shuts down. True differential current sensing improves current limit and load-line accuracy. The MAX17080 has an adjustable switching frequency, allowing 100kHz to 600kHz operation per core SMPS. and twice that for the NB SMPS.

Applications

Mobile AMD SVI Core Supplies Multiphase CPU Core Supplies Voltage-Positioned, Step-Down Converters Notebook/Desktop Computers

Features

◆ Dual-Output Fixed-Frequency Core Supply Controller

> Split or Combinable Outputs Detected at Power-Up

Dynamic Phase Selection Optimizes Active/Sleep Efficiency

Transient Phase Repeat Reduces Output Capacitance

True Out-of-Phase Operation Reduces Input Capacitance

Programmable AC and DC Droop

Accurate Current Balance and Current Limit Integrated Drivers for Large Synchronous-Rectifier MOSFETs

Programmable 100kHz to 600kHz Switching Frequency

4V to 26V Battery Input Voltage Range

- **♦** 3A Internal Switch Northbridge SMPS 2.7V to 5.5V Input Voltage Range 2x Programmable Switching Frequency 100m Ω /50m Ω Power Switches
- ♦ ±0.5% Vout Accuracy over Line, Load, and **Temperature**
- ♦ AMD SVI-Compliant Serial Interface with Switchable Address
- ♦ 7-Bit On-Board DAC: 0 to +1.550V Output Adjust Range
- **♦ Integrated Boost Switches**
- **♦** Adjustable Slew-Rate Control
- ♦ Power-Good (PWRGD) and Thermal-Fault (VRHOT) Outputs
- ♦ System Power-OK (PGD_IN) Input
- ♦ Overvoltage, Undervoltage, and Thermal-Fault Protection
- ♦ Voltage Soft-Startup and Passive Shutdown
- ♦ < 1µA Typical Shutdown Current

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX17080GTL+	-40°C to +105°C	40 TQFN

+Denotes a lead(Pb)-free and RoHS-compliant package.

Pin Configuration appears at end of data sheet.

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V _{DD} , V _{IN3} , V _{CC} , V _{DDIO} to AGND0.3V to	o +6V
PWRGD to AGND0.3V to	o +6V
SHDN to AGND0.3V to	o +6V
GNDS1, GNDS2, THRM, VRHOT to AGND0.3V to	o +6V
CSP_, CSN_, ILIM12 to AGND0.3V to	o +6V
SVC, SVD, PGD_IN to AGND0.3V to	o +6V
FBDC_, FBAC_, OUT3 to AGND0.3V to	o +6V
OSC, TIME, OPTION, ILIM3 to AGND0.3V to (VCC +	0.3V)
BST1, BST2 to AGND0.3V to	+36V
BST1, BST2 to V _{DD} 0.3V to	+30V
BST3 to AGND(V _{DD} - 0.3V) to (V _{LX3}	
LX1 to BST16V to	
LX3 RMS Current (Note 2)	±3A

LX2 to BST2LX3 to PGND (Note 2)	
DH1 to LX1	0.3V to (V _{BST1} + 0.3V)
DH2 to LX2	0.3V to (V _{BST2} + 0.3V)
DL1 to PGND	0.3V to $(V_{DD} + 0.3V)$
DL2 to PGND	0.3V to $(V_{DD} + 0.3V)$
Continuous Power Dissipation (T _A =	+70°C)
40-Pin TQFN (derate 22.2mW/°C	above +70°C)1778mW
Operating Temperature Range	40°C to +105°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s).	+300°C

Note 1: Absolute Maximum Ratings measured with 20MHz scope bandwidth.

Note 2: LX3 has clamp diodes to PGND and IN3. If continuous current is applied through these diodes, thermal limits must be observed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = V_{\overline{S}H\overline{DN}} = V_{PGD_IN} = 5V$, $V_{DDIO} = 1.8V$, $V_{OPTION} = V_{GNDS} = V_{AGND} = V_{PGND}$, $V_{PBDC} = V_{PBAC} = V_{OUT3} = V_{CSP} = V_{CSN} = 1.2V$, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP		MAX	UNITS
INPUT SUPPLIES						
	V _{IN}	Drain of external high-side MOSFET	4		26	
Input Voltage Range	V _{BIAS}	Vcc, VDD	4.5		5.5	V
input voltage hange	VIN3		2.7		5.5	\ \ \
	V _{DDIO}		1.0		2.7	
V _{CC} Undervoltage-Lockout Threshold	Vuvlo	V _{CC} rising, 50mV typical hysteresis, latched, UV fault	4.10	4.25	4.45	V
V _{CC} Power-On Reset Threshold		Falling edge, typical hysteresis = 1.1V, faults cleared and DL_ forced high when VCC falls below this level		1.8		V
V _{DDIO} Undervoltage-Lockout Threshold		V _{DDIO} rising, 100mV typical hysteresis, latched, UV fault	0.7	0.8	0.9	V
V _{IN3} Undervoltage-Lockout Threshold		V _{IN3} rising, 100mV typical hysteresis	2.5	2.6	2.7	V
Quiescent Supply Current (VCC)	Icc	Skip mode, FBDC_ and OUT3 forced above their regulation points		5	10	mA
Quiescent Supply Currents (VDD)	I _{DD}	Skip mode, FBDC_ and OUT3 forced above their regulation points, T _A = +25°C		0.01	1	μA
Quiescent Supply Current (V _{DDIO})	I _{DDIO}			10	25	μΑ
Quiescent Supply Current (IN3)	I _{IN3}	Skip mode, OUT3 forced above its regulation point		80	200	μΑ
Shutdown Supply Current (VCC)		SHDN = GND, TA = +25°C		0.01	1	μΑ

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{CC} = V_{DD} = V_{IN3} = $V_{\overline{SHDN}}$ = V_{PGD_IN} = 5V, V_{DDIO} = 1.8V, V_{OPTION} = $V_{GNDS_}$ = V_{AGND} = V_{PGND} , $V_{PBDC_}$ = $V_{PBAC_}$ = $V_{CSP_}$ = $V_{CSP_}$ = 1.2V, all DAC codes set to the 1.2V code, V_{AB} = V_{CB} = $V_{CSP_}$ = $V_{CSP_}$ = 1.2V, all DAC codes set to the 1.2V code, V_{AB} = $V_{CSP_}$ = $V_{CSP_}$ = $V_{CSP_}$ = $V_{CSP_}$ = 1.2V, all DAC codes set to the 1.2V code, V_{AB} = $V_{CSP_}$ = $V_$

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Shutdown Supply Currents (VDD)		SHDN = GND, T _A = +25°C			0.01	1	μΑ
Shutdown Supply Current (VDDIO)		$\overline{SHDN} = GND, T_A = +$	-25°C		0.01	1	μΑ
Shutdown Supply Current (IN3)		SHDN = GND, TA = +	-25°C		0.01	1	μΑ
INTERNAL DACs, SLEW RATE, F	PHASE SHIF	т					_
		Measured at FBDC_ for the core SMPSs; measured at OUT3	DAC codes from 0.8375V to 1.5500V	-0.5		+0.5	%
DC Output Voltage Accuracy (Note 1)	Vout	for the NB SMPS; 30% duty cycle, no	DAC codes from 0.5000V to 0.8250V	-5		+5	mV
		load, V _{ILIM3} = V _{CC} , V _{OUT3} = V _{DAC3} + 12.5mV (Note 3)	DAC codes from 12.5mV to 0.4875V	-10		+10	IIIV
OUT3 Offset		$V_{ILIM3} = V_{CC}$ or 3.3V			12.5		mV
OUTS Offset		V _{ILIM3} = 2V or GND			6.25		IIIV
SMPS1 to SMPS2 Phase Shift		SMPS2 starts after SN	MPS1		50		%
OWN O'T TO OWN OZ I HASE ONNE		OWN 02 Starts arter on	VII 0 1		180		Degrees
SMPS3 to SMPS1 and SMPS2 Phase Shift		SMPS3 starts after SMPS1 or SMPS2			25		%
		R _{TIME} = 1	43 k Ω , SR = 6.25 mV/ μ s	-10		+10	
Slew-Rate Accuracy		THANSILION I THE	5.7 k Ω to 357 k Ω , V/μ s to 2.5 m V/μ s	-15		+15	%
		Startup			1		mV/µs
FBAC_Input Bias Current	IFBAC_	CSP_ = CSN_, TA = -	+25°C	-3		+3	μΑ
FBDC_ Input Bias Current	I _{FBDC} _	$T_A = +25^{\circ}C$		-250		+250	nA
	fosc1,	Rosc = 143kΩ (fosc nominal, fosc3 = 600		-5		+5	
Switching Frequency Accuracy	fosc2, fosc3	$\begin{aligned} R_{OSC} &= 71.4 k\Omega \text{ (fosc)} \\ \text{nominal, fosc3} &= 1.2 \\ 432 k\Omega \text{ (fosc1 = fosc)} \\ \text{fosc3} &= 199 \text{kHz nom} \end{aligned}$	MHz nominal) to ₂ = 99kHz nominal,	-7.5		+7.5	%
SMPS1 AND SMPS2 CONTROLL	ERS						
DC Load Regulation		Either SMPS, PWM mo	ode, droop disabled;		-0.1		%
Line Regulation Error		Either SMPS, 4V < V _{IN} < 26V			0.03		%/V
GNDS_Input Range	V _{GNDS} _	Separate mode		-200		+200	mV
GNDS_Gain	AGNDS_	Separate: $\Delta V_{OUT}/\Delta V_{GN}$ $\leq +200 \text{mV}$; combined: $-200 \text{mV} \leq V_{GNDS} \leq +200 \text{mV}$		0.95	1.00	1.05	V/V
GNDS_Input Bias Current	IGNDS_	T _A = +25°C		-2		+2	μΑ

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{CC} = V_{DD} = V_{IN3} = $V_{\overline{SHDN}}$ = V_{PGD} = 5V, V_{DDIO} = 1.8V, V_{OPTION} = V_{GNDS} = V_{AGND} = V_{PGND} , V_{PBDC} = V_{PBAC} = V_{PBAC}

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Combined-Mode Detection Threshold		GNDS1, GNDS2, detection after REFOK, latched, cleared by cycling SHDN	0.7	0.8	0.9	V
Maximum Duty Factor	DMAX		90	92		%
Minimum On-Time	tonmin				150	ns
SMPS1 AND SMPS2 CURRENT	LIMIT					
Current-Limit Threshold Tolerance	VLIMIT	V _{CSP} - V _{CSN} = 0.052 x (V _{REF} - V _{ILIM}), (V _{REF} - V _{ILM}) = 0.2V to 1.0V	-3		+3	mV
Zero-Crossing Threshold	V _{ZX}	V _{GND} V _{LX} _, skip mode		1		mV
Idle Mode™ Threshold	V _{IMIN}	V _{CSP} - V _{CSN} , skip mode, 0.15 x V _{LIMIT}	-2		+2	mV
CS_ Input Leakage Current		CSP_ and CSN_, T _A = +25°C	-0.2		+0.2	μΑ
CS_ Common-Mode Input Range		CSP_ and CSN_	0		2	V
SMPS1 AND SMPS2 DROOP, CL	JRRENT BAL	ANCE, AND TRANSIENT RESPONSE				
AC Droop and Current Balance Amplifier Transconductance	G _{m(FBAC_)}	Δ IFBAC_/(Δ VCS_), VFBAC_ = VCSN_ = 1.2V, VCSP VCSN_ = 0mV to +40mV	1.94	2.00	2.06	mS
AC Droop and Current Balance Amplifier Offset		IFBAC_/Gm(FBAC_)	-1.5		+1.5	mV
No-Load Positive Offset		OPTION = 2V or GND		+12.5		mV
Transient Detection Threshold		Measured at FBDC_ with respect to steady-state FBDC_ regulation voltage, 5mV hysteresis (typ)	-47		-28	mV
SMPS3 INTERNAL 3A STEP-DO	WN CONVER	RTER				
OUT3 Load Regulation	R _{DROOP3}	$T_A = +25^{\circ}C$	4.5	6.5	8.5	mV/A
OUT3 Line Regulation		0% to 100% duty cycle		5		mV
OUT3 Input Current	I _{OUT3}		-100	-5	+100	nA
LX3 Leakage Current	I _{LX3}	$\overline{\text{SHDN}} = \text{GND}$, $V_{\text{LX3}} = \text{GND}$ or 5.5V, $V_{\text{IN3}} = 5.5$ V, $T_{\text{A}} = +25$ °C	-20		+20	μΑ
Laterra - I MOOFFT On Desistance	Ron(NH3)	High-side n-channel		100	200	0
Internal MOSFET On-Resistance	RON(NL3)	Low-side n-channel		50	100	mΩ
		VILIM3 = VCC	3.5	4.0	4.5	
LLV2 Dook Oversont Limit		V _{ILIM3} = 3.3V		3.4		1
LX3 Peak Current Limit	I _{LX3PK}	V _{ILIM3} = 2V		2.8		A
		V _{ILIM3} = GND		2.2]
LX3 Idle-Mode Trip Level	I _{LX3MIN}	Percentage of I _{LX3PK}		25		%
LX3 Zero-Crossing Trip Level	I _{ZX3}	Skip mode		20		mA
			<u> </u>	07		0/
Maximum Duty Factor	DMAX		84	87		%

Idle Mode is a trademark of Maxim Integrated Products, Inc.

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = V_{\overline{SHDN}} = V_{PGD} = 5V$, $V_{DDIO} = 1.8V$, $V_{OPTION} = V_{GNDS} = V_{AGND} = V_{PGND}$, $V_{FBDC} = V_{FBAC} = V_{OUT3} = V_{CSP} = V_{CSN} = 1.2V$, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
FAULT DETECTION	•						•
			PWM mode	250	300	350	mV
Output Overvoltage Trip Threshold (SMPS1 and SMPS2 Only)	V _{OVP} _	Measured at FBDC_, rising edge	Skip mode and output has not reached the regulation voltage	1.80	1.85	1.90	V
(Olvii O'i alid Olvii Oz Olliy)		euge	Minimum OVP threshold		0.8		
Output Overvoltage Fault Propagation Delay (SMPS1 and SMPS2 only)	tovp	FBDC_ forced 25m	V above trip threshold		10		μs
Output Undervoltage Protection Trip Threshold	VUVP	Measured at FBDC to unloaded output	_ or OUT3 with respect voltage	-450	-400	-350	mV
Output Undervoltage Fault Propagation Delay	tuvp	FBDC_ forced 25m	V below trip threshold		10		μs
PWRGD Threshold		Measured at FBDC_ or OUT3 with respect to	Lower threshold, falling edge (undervoltage)	-350	-300	-250	mV
rwnad iiilesiidia		voltage,15mV	Upper threshold, rising edge (overvoltage)	+150	+200	+250	IIIV
PWRGD Propagation Delay	tpwrgd	FBDC_ or OUT3 for PWRGD trip thresh	rced 25mV outside the olds		10		μs
PWRGD, Output Low Voltage		I _{SINK} = 4mA				0.4	V
PWRGD Leakage Current	Ipwrgd	High state, PWRGE +25°C) forced to 5.5V, T _A =			1	μА
PWRGD Startup Delay and Transition Blanking Time	tBLANK	Measured from the OUT3 reach the tar	time when FBDC_ and get voltage		20		μs
VRHOT Trip Threshold		Measured at THRM falling edge, 115m	1, with respect to V _{CC} , V hysteresis (typ)	29.5	30	30.5	%
VRHOT Delay	tVRHOT	THRM forced 25m\ threshold, falling e	/ below the VRHOT trip dge		10		μs
VRHOT, Output Low Voltage		Isink = 4mA				0.4	V
VRHOT Leakage Current		High state, VRHOT	forced to 5V, T _A = +25°C			1	μΑ
THRM Input Leakage		T _A = +25°C		-100		+100	nA
Thermal-Shutdown Threshold	TSHDN	Hysteresis = 15°C			+160		°C
GATE DRIVERS							
DH_ Gate-Driver On-Resistance	BONIDIA	BST LX_ forced	High state (pullup)		0.9	2.5	Ω
	RON(DH_)	to 5V (Note 4)	Low state (pulldown)		0.7	2.5	32
DL_ Gate-Driver On-Resistance	Ron(DL_)	DL_, high state			0.7	2.0	
DL_ Gate Driver Off-Heatatalle	I TON(DL_)	DL_, low state			0.25	0.6	Ω

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = V_{\overline{SHDN}} = V_{PGD_IN} = 5V$, $V_{DDIO} = 1.8V$, $V_{OPTION} = V_{GNDS_} = V_{AGND} = V_{PGND}$, $V_{FBDC_} = V_{FBAC_} = V_{OUT3} = V_{CSP_} = V_{CSN_} = 1.2V$, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDI	ITIONS	MIN	TYP	MAX	UNITS
DH_ Gate-Driver Source/Sink Current	I _{DH} _	DH_ forced to 2.5V, BS	ST LX_ forced to 5V		2.2		А
DL_ Gate-Driver Source Current	I _{DL} _	DL_ forced to 2.5V			2.7		А
DL_ Gate-Driver Sink Current	I _{DL} (SINK)	DL_ forced to 2.5V			8		А
Dood Time	tDH_DL	DH_ low to DL_ high		9	20	35	
Dead Time	t _{DL_DH}	DL_ low to DH_ high		9	20	35	ns
Internal BST1, BST2 Switch RON		BST1, BST2 to V _{DD} , I _B	3ST1 = IBST2 = 10mA		10	20	Ω
Internal BST3 Switch R _{ON}		BST3 to V _{DD} , I _{BST3} =	10mA		10	20	Ω
2-WIRE I2C BUS LOGIC INTERFA	CE		· · · · · · · · · · · · · · · · · · ·				
SVI Logic Input Current		SVC, SVD, T _A = +25°C	C	-1		+1	μΑ
SVI Logic Input Threshold		SVC, SVD, rising edge		0.3 x V _{DDIO}		0.7 x V _{DDIO}	V
SVC Clock Frequency	fsvc					3.4	MHz
START Condition Hold Time	thd;sta			160			ns
Repeated START Condition Setup Time	tsu;sta			160			ns
STOP Condition Setup Time	tsu;sto			160			ns
Data Hold	tHD;DAT	A master device mushold time of at least 3 signal (referred to the to bridge the undefine falling edge	800ns for the SVD V _{IHMIN} of SVC signal)			70	ns
Data Setup Time	tsu;dat			10			ns
SVC Low Period	tLOW			160			ns
SVC High Period	thigh	Measured from 10% to	o 90% of V _{DDIO}	60			ns
SVC/SVD Rise and Fall Time	t _R , t _F	Input filters on SVD ar noise spike less than				40	ns
Pulse Width of Spike Suppression					20		ns
INPUTS AND OUTPUTS							
Logic Input Current		SHDN, PGD_IN, TA =	+25°C	-1		+1	μΑ
Logic Input Current		ILIM3, OPTION, TA = -	+25°C	-200		+200	nA
Logic Input Levels		SHDN, rising edge, hy	SHDN, rising edge, hysteresis = 225mV			2.0	V
			High	V _{CC} - 0.4			
Four-Level Input Logic Levels		OPTION, ILIM3	3.3V	2.75		3.85	V
			2V	1.65		2.35	
			Low			0.4	
PGD_IN Logic Input Threshold		PGD_IN, rising edge,	hysteresis = 65mV	0.3 x V _{DDIO}		0.7 x V _{DDIO}	V

6 ______ /N/XI/M

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, V_{IN} = 12V, V_{CC} = V_{DD} = V_{IN3} = $V_{\overline{SHDN}}$ = V_{PGD_IN} = 5V, V_{DDIO} = 1.8V, V_{OPTION} = $V_{GNDS_}$ = V_{AGND} = V_{PGND} , $V_{PBDC_}$ = $V_{PBAC_}$ = $V_{CSN_}$ = 1.2V, all DAC codes set to the 1.2V code, $\mathbf{T_A}$ = -40°C to +105°C, unless otherwise noted. Typical values are at T_{A} = +25°C.) (Note 5)

PARAMETER	SYMBOL	COND	DITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLIES		•					
	VIN	Drain of external high	n-side MOSFET	4		26	
Input Voltage Range	VBIAS	V _{CC} , V _{DD}		4.5		5.5] _V
input voitage hange	V _{IN3}			2.7		5.5]
	V _{DDIO}			1.0		2.7	
V _{CC} Undervoltage-Lockout Threshold	V _U VLO	V _{CC} rising, 50mV typ latched, UV fault	ical hysteresis,	4.10		4.45	V
V _{DDIO} Undervoltage-Lockout Threshold		V _{DDIO} rising, 100mV latched, UV fault	typical hysteresis,	0.7		0.9	V
V _{IN3} Undervoltage-Lockout Threshold		V _{IN3} rising, 100mV ty	pical hysteresis	2.5		2.7	V
Quiescent Supply Current (V _{CC})	Icc	Skip mode, FBDC_ a above their regulation				10	mA
Quiescent Supply Current	IDDIO					25	μΑ
Quiescent Supply Current (IN3)	I _{IN3}	Skip mode, OUT3 forced above its regulation point				200	μА
INTERNAL DACs, SLEW RATE,	PHASE SHIF	T					
		Measured at FBDC_ for the core SMPSs;	DAC codes from 0.8375V to 1.5500V	-0.7		+0.7	%
DC Output Voltage Accuracy	Vоит	measured at OUT3 for the NB SMPS; 30% duty cycle, no load, ILIM3 =	DAC codes from 0.5000V to 0.8250V	-7.5		+7.5	mV
		VCC, VOUT3 = VDAC3 + 12.5mV (Note 3)	DAC codes from 12.5mV to 0.4875V	-15		+15	IIIV
			$R_{TIME} = 143k\Omega$, $SR = 6.25mV/\mu s$	-10		+10	
Slew-Rate Accuracy			R _{TIME} = 35.7 k Ω to 357 k Ω , SR = 25 mV/ μ s to 2.5 mV/ μ s	-15		+15	%
		$R_{OSC} = 143kΩ$ (fosc nominal, fosc3 = 600		-7.5		+7.5	
Switching Frequency Accuracy	fosc1, fosc2, fosc3	Rosc = 71.4k Ω (fosc nominal, fosc3 = 1.2 432k Ω (fosc1 = fosc fosc3 = 199kHz nom	2 = 99kHz nominal,	-10		+10	%

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = V_{\overline{SHDN}} = V_{PGD_IN} = 5V$, $V_{DDIO} = 1.8V$, $V_{OPTION} = V_{GNDS_} = V_{AGND} = V_{PGND}$, $V_{FBDC_} = V_{FBAC_} = V_{OUT3} = V_{CSP_} = V_{CSN_} = 1.2V$, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	t.	$R_{OSC} = 143 k\Omega$ ($f_{OSC1} = f_{OSC2} = 300 kHz$ nominal, $f_{OSC3} = 600 kHz$ nominal)	-7.5		+7.5	
Switching Frequency Accuracy	fosc1, fosc2, fosc3	$\begin{aligned} &R_{OSC} = 71.4 k\Omega \; (f_{OSC1} = f_{OSC2} = 600 \text{kHz} \\ &\text{nominal, } f_{OSC3} = 1.2 \text{MHz nominal)} \; \text{to} \\ &432 k\Omega \; (f_{OSC1} = f_{OSC2} = 99 \text{kHz nominal,} \\ &f_{OSC3} = 199 \text{kHz nominal)} \end{aligned}$	-10		+10	%
SMPS1 AND SMPS2 CONTROLL	ERS					
GNDS_ Input Range	V _{GNDS} _	Separate mode	-200		+200	mV
GNDS_ Gain	AGNDS_	Separate: $\Delta V_{OUT}/\Delta V_{GNDS}$, -200mV \leq $V_{GNDS} \leq$ +200mV; combined; $\Delta V_{OUT}/\Delta V_{GNDS}$, -200mV \leq $V_{GNDS} \leq$ +200mV	0.95		1.05	V/V
Combined-Mode Detection Threshold		GNDS1, GNDS2, detection after REFOK, latched, cleared by cycling SHDN	0.7		0.9	V
Maximum Duty Factor	DMAX		90			%
Minimum On-Time	tonmin				150	ns
SMPS1 AND SMPS2 CURRENT I	_IMIT					
Current-Limit Threshold Tolerance	VLIMIT	V _{CSP} - V _{CSN} = 0.052 x (V _{REF} - V _{ILIM}), (V _{REF} - V _{ILM}) = 0.2V to 1.0V	-3		+3	mV
Idle-Mode Threshold Tolerance	VIMIN	V _{CSP} - V _{CSN} , skip mode, 0.15 x V _{LIMIT}	-2		+2	mV
CS_Common-Mode Input Range		CSP_ and CSN_	0		2	V
SMPS1 AND SMPS2 DROOP, CU	IRRENT BAL	ANCE, AND TRANSIENT RESPONSE				
AC Droop and Current Balance Amplifier Transconductance	G _{m(FBAC_)}	Δ IFBAC_/(Δ VCS_), VFBAC_ = VCSN_ = 1.2V, VCSP VCSN_ = 0mV to +40mV	1.94		2.06	mS
AC Droop and Current Balance Amplifier Offset		IFBAC_/Gm(FBAC_)	-1.5		+2.0	mV
Transient Detection Threshold		Measured at FBDC_ with respect to steady-state FBDC_ regulation voltage, 5mV hysteresis (typ)	-47		-28	mV
SMPS3 INTERNAL 3A STEP-DO\	NN CONVER	TER				
OUT3 Load Regulation	R _{DROOP3}		4.5		8.5	mV/A
Internal MOSFET On-Resistance	RON(NH3)	High-side n-channel			200	mΩ
internal MOOI ET OFFITESISTATICE	Ron(NL3)	Low-side n-channel			100	11122
LX3 Peak Current Limit	I _{LX3PK}	ILIM3 = V _{CC} , skip mode	3.5		4.5	Α
Maximum Duty Factor	DMAX		84			%
Minimum On-Time	tonmin				150	ns

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = V_{\overline{SHDN}} = V_{PGD_IN} = 5V$, $V_{DDIO} = 1.8V$, $V_{OPTION} = V_{GNDS_} = V_{AGND} = V_{PGND}$, $V_{FBDC_} = V_{FBAC_} = V_{CSN_} = 1.2V$, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
FAULT DETECTION	'						
			PWM mode	250		350	mV
Output Overvoltage Trip Threshold (SMPS1 and SMPS2 Only)	V _{OVP} _	Measured at FBDC_, rising edge	Skip mode and output have not reached the regulation voltage	1.80		1.90	V
Output Undervoltage Protection Trip Threshold	V _U VP	Measured at FBDC_ to unloaded output vo		-450		-350	mV
PWRGD Threshold		Measured at FBDC_ or OUT3 with respect to unloaded output	Lower threshold, falling edge (undervoltage)	-350		-250	mV
T WHOS THROSHOLD		voltage, 15mV hysteresis (typ)	Upper threshold, rising edge (overvoltage)	+150		+250	
PWRGD, Output Low Voltage		I _{SINK} = 4mA				0.4	V
VRHOT Trip Threshold			Measured at THRM, with respect to V _{CC} , falling edge, 115mV hysteresis (typ)			30.5	%
VRHOT, Output Low Voltage		I _{SINK} = 4mA				0.4	V
GATE DRIVERS							
DH_ Gate-Driver On-Resistance	R _{ON(DH_)}	BST LX_ forced to 5V (Note 4)	High state (pullup) Low state (pulldown)			2.5 2.5	Ω
	_	DL_, high state	,			2.0	_
DL_ Gate-Driver On-Resistance	RON(DL_)	DL_, low state				0.6	Ω
D 17:	t _{DH_DL}	DH_ low to DL_ high		9		35	
Dead Time	t _{DL_DH}	DL_ low to DH_ high		9		35	ns
Internal BST1, BST2 Switch RON		BST1, BST2 to V _{DD} , I _E	BST1 = IBST2 = 10mA			20	Ω
Internal BST3 Switch RON		BST3 to V _{DD} , I _{BST3} =	10mA			20	Ω
2-WIRE I2C BUS LOGIC INTERFA	CE						
SVI Logic Input Threshold		SVC, SVD, rising edge VDDIO(V)	e, hysteresis = 0.14 x	0.3 x V _{DDIO}		0.7 x V _{DDIO}	V
SVC Clock Frequency	fsvc					3.4	MHz
START Condition Hold Time	tsu;sta			160			ns
Repeated START Condition Setup Time	tsu;sta			160			ns
STOP Condition Setup Time	tsu;sto			160			ns
Data Hold	^t HD;DAT	A master device must hold time of at least 30 (referred to the V _{IHMIN} of the undefined region o	00ns for the SVD signal of SVC signal) to bridge			70	ns

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{CC} = V_{DD} = V_{IN3} = $V_{\overline{SHDN}}$ = V_{PGD_IN} = 5V, V_{DDIO} = 1.8V, V_{OPTION} = $V_{GNDS_}$ = V_{AGND} = V_{PGND} , $V_{PBDC_}$ = V_{PGND} = 1.2V, all DAC codes set to the 1.2V code, V_{AB} = -40°C to +105°C, unless otherwise noted. Typical values are at V_{AB} = +25°C.) (Note 5)

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
Data Setup Time	tsu;dat			10			ns
SVC Low Period	tLOW						ns
SVC High Period	tHIGH	Measured from 10°	Measured from 10% to 90% of V _{DDIO}				ns
SVC/SVD Rise and Fall Time	t _R , t _F		Input filters on SVD and SVC suppress noise spike less than 50ns			40	ns
INPUTS AND OUTPUTS							
Logic Input Levels		SHDN, rising edge	, hysteresis = 225mV	0.8		2.0	V
			High	V _{CC} - 0.4			
Four-Level Input Logic Levels		OPTION, ILIM3	3.3V	2.75		3.85	V
			2V	1.65		2.35	
			Low			0.4	
PGD_IN Logic Input Threshold		PGD_IN, rising edg	ge, hysteresis = 65mV	0.3 x V _{DDIO}		0.7 x V _{DDIO}	V

- **Note 3:** When the inductor is in continuous conduction, the output voltage has a DC regulation level lower than the error-comparator threshold by 50% of the ripple. In discontinuous conduction, the output voltage has a DC regulation level higher than the error-comparator threshold by 50% of the ripple. The core SMPSs have an integrator that corrects for this error. The NB SMPS has an offset determined by the ILIM3 pin, and a -6.5mV/A load line.
- **Note 4:** Production testing limitations due to package handling require relaxed maximum on-resistance specifications for the TQFN package.
- **Note 5:** Specifications to $T_A = -40^{\circ}C$ to $+105^{\circ}C$ are guaranteed by design, not production tested.





Figure 1. Timing Definitions Used in the Electrical Characteristics


Typical Operating Characteristics


(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)


(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)









CORE SMPS OUTPUT VOLTAGE DISTRIBUTION









NB SMPS PEAK

Typical Operating Characteristics (continued)


(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)



 $\begin{array}{lll} V_{IN} = 12V & & I_{LOAD1} = 3A \\ V_{BOOT} = 1V & & I_{LOAD2} = 3A \\ & & I_{LOAD3} = 0.5A \end{array}$



 $\begin{aligned} &V_{IN} = 12V \\ &V_{BOOT} = 1V \\ &V_{SVID} = 1.2V \end{aligned}$




1.2V V_{0UT1}, 50mV/div
13.5A
1.5A
12V
0
20μs/div

CORE SMPS 1-PH LOAD-TRANSIENT


$$\begin{split} V_{IN} = 12V & I_{LOAD1} = 1.5 \text{A TO } 13.5 \text{A TO } 1.5 \text{A} \\ V_{OUT1} = 1.2V & PWM \text{ MODE} \end{split}$$

Typical Operating Characteristics (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)




 V_{IN} = 12V I_{LOAD1} = 1.5A TO 13.5A TO 1.5A V_{OUT1} = 1.2V PWM MODE




 V_{IN} = 12V I_{LOAD} = 3A TO 27A TO 3A V_{OUT1} = 1.2V PWM MODE

CORE SMPS 2-PH TRANSIENT PHASE REPEAT MAX17(



 $\begin{array}{lll} V_{IN} = 12V & I_{LOAD} = 3A \text{ TO 27A TO 3A} \\ V_{OUT1} = 1.2V & PWM \text{ MODE} \end{array}$


NB SMPS LOAD-TRANSIENT RESPONSE





 $\begin{array}{ll} V_{IN3} = 5V & I_{L0AD3} = 0.5 \mbox{A TO } 2.5 \mbox{A TO } 0.5 \mbox{A} \\ V_{OUT3} = 1V & PWM \mbox{ MODE} \end{array}$


Typical Operating Characteristics (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)









Pin Description

PIN	NAME	FUNCTION			
1	ILIM12	SMPS1 and SMPS2 Current-Limit Adjust Input. The positive current-limit threshold voltage is precisely 0.052 times the voltage between TIME and ILIM over a 0.2V to 1.0V range of V(TIME, ILIM). The I _{MIN12} minimum current-limit threshold voltage in skip mode is precisely 15% of the corresponding positive current-limit threshold voltage.			
		voltage for SMPS3.	urrent-limit threshold in	current-limit setting for SMF	
2	ILIM3	ILIM3	I _{LX3PK} (A)	SMPS3 OFFSET (mV)	
_	i i i i i i i i i i i i i i i i i i i	Vcc	4	+12.5	
		3.3V	3.4	+12.5	
		2V	2.8	+6.25	
		GND	2.2	+6.25	
3, 4	IN3	Internal High-Side MOSFET Drain Connection for SMPS3. Bypass to PGND with a 10µF or greater ceramic capacitor close to the IC.			
5, 6	LX3	Inductor Connection for SMPS3. Connect LX3 to the switched side of the inductor.			
	+	Boost Flying Capacitor Connection for SMPS3. An internal switch between V _{DD} and BST3 charges the flying capacitor during the time the low-side FET is on.			
7	BST3	the flying capacitor duri	ng the time the low-sign	de FET is on.	-
7	BST3	the flying capacitor duri Shutdown Control Input. operation. Connect to gooutput voltage is rampe	This input cannot wit round to put the IC into dup to the voltage se are discharged using OUT3 pin for the north	de FET is on. hstand the battery voltage be its 1μA max shutdown st be the SVC and SVD inpu g a 20Ω switch through the bridge SMPS.	. Connect to V _{CC} for normate. During startup, the ts at a slew rate of 1mV/µ
7	BST3	Shutdown Control Input. operation. Connect to go output voltage is rampe In shutdown, the output SMPSs and through the	This input cannot wit round to put the IC into dup to the voltage se are discharged using OUT3 pin for the north	de FET is on. hstand the battery voltage be its 1μA max shutdown st be the SVC and SVD inpu g a 20Ω switch through the bridge SMPS.	. Connect to V _{CC} for normate. During startup, the ts at a slew rate of 1mV/µ
		the flying capacitor duri Shutdown Control Input. operation. Connect to go output voltage is rampe In shutdown, the output: SMPSs and through the The MAX17080 powers	This input cannot wit round to put the IC into d up to the voltage se s are discharged using OUT3 pin for the north up to the voltage set the	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inpug a 20Ω switch through the obridge SMPS. by the 2 SVI bits. BOOT VOLTAGE	. Connect to V _{CC} for norm ate. During startup, the ts at a slew rate of 1mV/µ
		the flying capacitor duri Shutdown Control Input. operation. Connect to gootput voltage is rampe In shutdown, the output: SMPSs and through the The MAX17080 powers SVC	This input cannot wit round to put the IC into d up to the voltage sets are discharged using OUT3 pin for the north up to the voltage set is	de FET is on. hstand the battery voltage of its 1μA max shutdown stored by the SVC and SVD inpug a 20Ω switch through the shridge SMPS. by the 2 SVI bits. BOOT VOLTAGE VOUT (V)	. Connect to V _{CC} for norm ate. During startup, the ts at a slew rate of 1mV/µ
		the flying capacitor duri Shutdown Control Input. operation. Connect to goutput voltage is rampe In shutdown, the output SMPSs and through the The MAX17080 powers SVC 0	This input cannot wit round to put the IC into dup to the voltage set are discharged using OUT3 pin for the north up to the voltage set I	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inputing a 20Ω switch through the shridge SMPS. by the 2 SVI bits. BOOT VOLTAGE VOUT (V) 1.1	. Connect to V _{CC} for norm ate. During startup, the ts at a slew rate of 1mV/ _L
		the flying capacitor duri Shutdown Control Input. operation. Connect to go output voltage is rampe In shutdown, the output SMPSs and through the The MAX17080 powers SVC 0 0	This input cannot wit round to put the IC into dup to the voltage set are discharged using OUT3 pin for the north up to the voltage set by SVD	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inpug a 20Ω switch through the obridge SMPS. by the 2 SVI bits. BOOT VOLTAGE VOUT (V) 1.1 1.0	. Connect to V _{CC} for normate. During startup, the ts at a slew rate of 1mV/µ
		the flying capacitor duri Shutdown Control Input. operation. Connect to go output voltage is rampe In shutdown, the output SMPSs and through the The MAX17080 powers SVC 0 0 1 1 1	This input cannot wit round to put the IC into dup to the voltage set are discharged using OUT3 pin for the north up to the voltage set by SVD O 1 0 1 he boot VID when PWI	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inpuge a 20Ω switch through the abridge SMPS. BOOT VOLTAGE VOUT (V) 1.1 1.0 0.9	. Connect to V _{CC} for normate. During startup, the its at a slew rate of 1mV/ _p CSN_ pins for the core
		the flying capacitor duri Shutdown Control Input. operation. Connect to go output voltage is rampe In shutdown, the output SMPSs and through the The MAX17080 powers SVC 0 0 1 1 The MAX17080 stores to by a rising SHDN signa	This input cannot wit round to put the IC into dup to the voltage set are discharged using OUT3 pin for the north up to the voltage set by SVD O 1 0 1 he boot VID when PWI	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inputing a 20Ω switch through the obridge SMPS. by the 2 SVI bits. BOOT VOLTAGE VOUT (V) 1.1 1.0 0.9 0.8	Connect to V _{CC} for normate. During startup, the its at a slew rate of 1mV/µ CSN_ pins for the core
8	SHDN	the flying capacitor duri Shutdown Control Input. operation. Connect to go output voltage is rampe In shutdown, the output: SMPSs and through the The MAX17080 powers SVC 0 0 1 1 The MAX17080 stores to by a rising SHDN signa Feedback Input for SMP	This input cannot wit round to put the IC into dup to the voltage set are discharged using OUT3 pin for the north up to the voltage set by SVD O 1 0 1 he boot VID when PWI	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inpuga 20Ω switch through the obridge SMPS. BOOT VOLTAGE VOUT (V) 1.1 1.0 0.9 0.8 RGD first goes high. The state of its 1μA max shutdown stated in the state of the stated in the state	Connect to V _{CC} for normate. During startup, the its at a slew rate of 1mV/µ CSN_ pins for the core
9	SHDN OUT3	the flying capacitor duri Shutdown Control Input. operation. Connect to groutput voltage is rampe In shutdown, the output SMPSs and through the The MAX17080 powers SVC 0 0 1 1 The MAX17080 stores to by a rising SHDN signal Feedback Input for SMP shut down.	This input cannot wit round to put the IC into dup to the voltage set are discharged using OUT3 pin for the north up to the voltage set by SVD O 1 0 1 he boot VID when PWI	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inpuga 20Ω switch through the obridge SMPS. BOOT VOLTAGE VOUT (V) 1.1 1.0 0.9 0.8 RGD first goes high. The state of its 1μA max shutdown stated in the state of the stated in the state	Connect to V _{CC} for normate. During startup, the its at a slew rate of 1mV/ _L e CSN_ pins for the core
9	SHDN OUT3 AGND	the flying capacitor duri Shutdown Control Input. operation. Connect to goutput voltage is rampe In shutdown, the output SMPSs and through the The MAX17080 powers SVC 0 0 1 1 1 The MAX17080 stores to by a rising SHDN signa Feedback Input for SMP shut down. Analog Ground	This input cannot wit round to put the IC into dup to the voltage set are discharged using OUT3 pin for the north up to the voltage set by SVD O 1 0 1 he boot VID when PWI	de FET is on. hstand the battery voltage of its 1μA max shutdown stated by the SVC and SVD inpuga 20Ω switch through the obridge SMPS. BOOT VOLTAGE VOUT (V) 1.1 1.0 0.9 0.8 RGD first goes high. The state of its 1μA max shutdown stated in the state of the stated in the state	Connect to V _{CC} for normate. During startup, the its at a slew rate of 1mV/ _k CSN_ pins for the core

PIN	NAME	FUNCTION
14	GNDS2	SMPS2 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS2 internally connects to a transconductance amplifier that fine tunes the output voltage—compensating for voltage drops from the SMPS ground to the load ground. Connect GNDS1 or GNDS2 above 0.9V combined-mode operation (unified core). When GNDS2 is pulled above 0.9V, GNDS1 is used as the remote ground-sense input.
15	FBAC2	Output of the Voltage-Positioning Transconductance Amplifier for SMPS2. The R and C network between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop: $R_{DROOP_AC2} = \frac{R_{FBAC2} \times R_{FBDC2}}{R_{FBAC2} + R_{FBDC2} + R_{FB2} \parallel Z_{CFB2}} \times R_{SENSE2} \times Gm_{(FBAC2)}$ where R_{DROOP_AC2} is the transient (AC) voltage-positioning slope that provides an acceptable trade-off between stability and load-transient response, $Gm_{(FBAC2)} = 2mS$ (typ), R_{SENSE2} is the value of the current-sense element that is used to provide the (CSP2, CSN2) current-sense voltage, Z_{CFB2} is the impedance of C_{FB2} . FBAC2 is high impedance in shutdown.
16	FBDC2	Feedback-Sense Input for SMPS2. Connect a resistor RFBDC2 between FBDC2 and the positive side of the feedback remote sense, and a capacitor from FBAC2 to couple the AC ripple from FBAC2 to FBDC2. An integrator on FBDC2 corrects for output ripple and ground-sense offset. To enable a DC load-line less than the AC load-line, add a resistor from FBAC2 to FBDC2. To enable a DC load-line equal to the AC load-line, short FBAC2 to FBDC2. See the <i>Core Steady-State Voltage Positioning (DC Droop)</i> section. FBDC2 is high impedance in shutdown.
17	CSN2	Negative Current-Sense Input for SMPS2. Connect to the negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. A 20Ω discharge FET is enabled from CSN2 to PGND when the SMPS2 is shut down.
18	CSP2	Positive Current-Sense Input for SMPS2. Connect to the positive side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing.
19	PGD_IN	System Power-Good Input. PGD_IN is low when \$\overline{SHDN}\$ first goes high. The MAX17080 decodes the 2 SVI bits to determine the boot voltage. The SVI bits can be changed dynamically during this time while PGD_IN remains low and PWRGD is still low. PGD_IN goes high after the MAX17080 reaches the boot voltage. This indicates that the SVI block is active, and the MAX17080 starts to respond to the SVI commands. The MAX17080 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by rising \$\overline{SHDN}\$. After PGD_IN has gone high, if at any time PGD_IN goes low, the MAX17080 regulates to the previously stored boot VID. PWRGD is forced low until the internal DAC reaches the stored boot VID plus an additional 20µs. The slew rate during this transition is set by the resistor between the TIME and GND pins. The subsequent rising edge of PGD_IN does not change the stored VID. PWRGD is independent of PGD_IN.

PIN	NAME	FUNCTION
		Open-Drain Power-Good Output. PWRGD is the wired-OR open-drain output of all three SMPS outputs. PWRGD is forced high impedance whenever the slew-rate controller is active (output voltage
20	PWRGD	transitions). During startup, PWRGD is held low for an additional 20µs after the MAX17080 reaches the startup boot voltage set by the SVC and SVD pins. The MAX17080 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by rising SHDN. PWRGD is forced low in shutdown.
		When SMPS is in pulse-skipping mode, the upper PWRGD threshold comparator for the respective SMPS is blanked during a downward VID transition. The upper PWRGD threshold comparator is reenabled once the output is in regulation (Figure 5).
		If PGD_IN goes low anytime after the boot sequence, PWRGD is forced low during the time when any one of the three internal DACs is slewing from the current VID to the stored boot VID plus an additional 20µs.
21	DH2	SMPS2 High-Side Gate-Driver Output. DH2 swings from LX2 to BST2. Low in shutdown.
22	LX2	SMPS2 Inductor Connection. LX2 is the internal lower supply rail for the DH2 high-side gate driver. Also used as an input to SMPS2's zero-crossing comparator.
23	BST2	Boost Flying Capacitor Connection for the DH2 High-Side Gate Driver. An internal switch between VDD and BST2 charges the flying capacitor during the time the low-side FET is on.
24	DL2	SMPS2 Low-Side Gate-Driver Output. DL2 swings from GND2 to V _{DD} . DL2 is forced low in shutdown. DL2 is also forced high when an output overvoltage fault is detected. DL2 is forced low in skip mode after an inductor current zero crossing (GND2 - LX2) is detected.
25	V _{DD}	Supply Voltage Input for the DL_ Drivers. V_{DD} is also the supply voltage used to internally recharge the BST_ flying capacitors during the off-time. Connect V_{DD} to the 4.5V to 5.5V system supply voltage. Bypass V_{DD} to GND with a 2.2 μ F or greater ceramic capacitor.
26	DL1	SMPS1 Low-Side Gate-Driver Output. DL1 swings from GND1 to V _{DD} . DL1 is forced low in shutdown. DL1 is also forced high when an output overvoltage fault is detected. DL1 is forced low in skip mode after an inductor current zero crossing (GND1 - LX1) is detected.
27	BST1	Boost Flying Capacitor Connection for the DH1 High-Side Gate Driver. An internal switch between VDD and BST1 charges the flying capacitor during the time the low-side FET is on.
28	LX1	SMPS1 Inductor Connection. LX1 is the internal lower supply rail for the DH1 high-side gate driver. Also used as an input to SMPS1's zero-crossing comparator.
29	DH1	SMPS1 High-Side Gate-Driver Output. DH1 swings from LX1 to BST1. Low in shutdown.
30	VRHOT	Open-Drain Output of Internal Comparator. VRHOT is pulled low when the voltage at THRM goes below 1.5V (30% of V _{CC}). VRHOT is high impedance in shutdown.
31	THRM	Input of Internal Comparator. Connect the output of a resistor- and thermistor-divider (between V_{CC} and GND) to THRM. Select the components so the voltage at THRM falls below 1.5V (30% of V_{CC}) at the desired high temperature.
32	Vcc	Controller Supply Voltage. Connect to a 4.5V to 5.5V source. Bypass to GND with 1µF minimum. A VCC UVLO event that occurs while the IC is functioning is latched, and can only be cleared by cycling VCC power or by toggling SHDN.

PIN	NAME	FUNCTION
33	CSP1	Positive Current-Sense Input for SMPS1. Connect to the positive side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing.
34	CSN1	Negative Current-Sense Input for SMPS1. Connect to the negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. A 20Ω discharge FET is enabled from CSN1 to PGND when the SMPS1 is shut down.
		Feedback Sense Input for SMPS1. Connect a resistor R _{FBDC1} between FBDC1 and the positive side of the feedback remote sense, and a capacitor from FBAC1 to couple the AC ripple from FBAC1 to FBDC1. An integrator on FBDC1 corrects for output ripple and ground-sense offset.
35	FBDC1	To enable a DC load-line less than the AC load-line, add a resistor from FBAC1 to FBDC1.
	1 2501	To enable a DC load-line equal to the AC load-line, short FBAC1 to FBDC1. See the <i>Core Steady-State Voltage Positioning (DC Droop)</i> section.
		FBDC1 is high impedance in shutdown.
36	FBAC1	Output of the AC Voltage-Positioning Transconductance Amplifier for SMPS1. The R and C network between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop: $R_{DROOP_AC1} = \frac{R_{FBDC1} \times R_{FBAC1}}{R_{FBDC1} + R_{FBAC1} + R_{FB1} \parallel Z_{CFB1}} \times R_{SENSE1} \times Gm_{(FBAC1)}$
	15/01	where RDROOP_AC1 is the transient (AC) voltage-positioning slope that provides an acceptable trade-off between stability and load-transient response, Gm(FBAC1) = 2mS (typ), RSENSE1 is the value of the current-sense element that is used to provide the (CSP1, CSN1) current-sense voltage, and ZCFB1 is the impedance of CFB1. FBAC1 is high impedance in shutdown.
37	GNDS1	SMPS1 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS1 internally connects to a transconductance amplifier that fine tunes the output voltage—compensating for voltage drops from the SMPS ground to the load ground. Connect GNDS1 or GNDS2 above 0.9V combined-mode operation (unified core). When GNDS1 is pulled above 0.9V, GNDS2 is used as the remote ground-sense input.

PIN	NAME	TE FUNCTION				
		Four-Level Input to Enable Offset and Change Core SMPS Address.				
		OPTION	OFFSET ENABLED	SMPS1 ADDRESS	SMPS2 ADDRESS	
		Vcc	0	BIT 1 (VDD0)	BIT 2 (VDD1)	
		3.3V	0	BIT 2 (VDD1)	BIT 1 (VDD0)	
		2V	1	BIT 1 (VDD0)	BIT 2 (VDD1)	
38	OPTION	GND	1	BIT 2 (VDD1)	BIT 1 (VDD0)	
			PTION level also /DD0 refers to CO	allows core SMPS1 a RE0, and VDD1 refer		
		Oscillator Adjustm frequency (per pha	se):	t a resistor (R _{OSC}) b osc = 300kHz x 143		ND to set the switch
39	OSC A 71.4k Ω to 432k Ω corresponds to switching frequencies of 600kHz to 100kHz, respectively. SMPS1 and SMPS2. SMPS3 runs at twice the programmed switching frequency. Switching selection is limited by the minimum on-time. See the Core Switching Frequency descriptions of SMPS Design Procedure section.					cy. Switching frequency
		Slew-Rate Adjustm		resistance R _{TIME} fro		s the internal slew
		PWM slew rate = (6.25mV/μs) x (143kΩ/R _{TIME}) where Bring is between 35.7kΩ and 35.7kΩ				
40	where R _{TIME} is between 35.7kΩ and 357kΩ. TIME This slew rate applies to both upward and downward VID transitions, and to the transmode to VID mode. Downward VID transition slew rate in skip mode can appear slow output transition is not forced by the SMPS. The slew rate for startup is fixed at 1mV/μs.					
			artap to tixoa at 1	πν/μδ.		

Table 1. Component Selection for Standard Applications

COMPONENT	V _{IN} = 7V TO 24V, V _{OUT1} = V _{OUT2} = 1.0V TO 1.3V, 18A PER PHASE	V _{IN3} = 5V, V _{OUT3} = 1.0V TO 1.3V, 3A	V _{IN} = 4.5V TO 14V, V _{OUT1} = V _{OUT2} = 1.0V TO 1.3V, 18A PER PHASE	V _{IN3} = 3.3V, V _{OUT3} = 1.0V TO 1.3V, 3A
Mode	Separate, 2-phase mobile (GNDS1 = GNDS2 = low)	_	Separate, 2-phase mobile (GNDS1 = GNDS2 = low)	_
Switching Frequency	300kHz	600kHz	500kHz	1MHz
C _{IN} _ Input Capacitor	(2) 10µF, 25V Taiyo Yuden TMK432BJ106KM	(1) 10µF, 6.3V TDK C2012X5R0J106M Taiyo Yuden JMK212BJ106M	(2) 10µF, 16V Taiyo Yuden TMK432BJ106KM	(1) 10µF, 6.3V TDK C2012X5R0J106M Taiyo Yuden JMK212BJ106M
C _{OUT} _Output Capacitor	(2) 330μF, 2V, 6mΩ, low-ESR capacitor Panasonic EEFSX0D331XE SANYO 2TPE330M6	(1) 220μF, 2V, 6mΩ, low-ESR capacitor Panasonic EEFSD0D221R SANYO 2TPE220M6	(2) 220μF, 2V, 6mΩ, low-ESR capacitor Panasonic EEFSD0D221R SANYO 2TPE220M6	(1) 100μF, 4V Taiyo Yuden AMK316 BJ107M
N _H _ High-Side MOSFET	(1) Vishay/Siliconix SI7634DP	None	(1) International Rectifier IRF7811W	None
N _{L_} Low-Side MOSFET	(2) Vishay/Siliconix SI7336ADP	None	(2) Vishay/Siliconix SI7336ADP	None
D _{L_} Schottky Rectifier (if needed)	3A, 40V Schottky diode Central Semiconductor CMSH3-40	None	3A, 40V Schottky diode Central Semiconductor CMSH3-40	None
L_ Inductor	0.45μH, 21A, 1.1mΩ power inductor Panasonic ETQP4LR45WFC	1.5μH, 3.55A, 22mΩ power inductor Sumida CDR6D23MN	0.36μH, 21A, 1.1mΩ power inductor Panasonic ETQP4LR36WFC	1μH, 4A, 20mΩ power inductor Sumida CDR6D23MN

Note: Mobile applications should be designed for separate mode operation. Component selection is dependent on AMD CPU AC and DC specifications.

Table 2. Component Suppliers

MANUFACTURER	WEBSITE	
AVX Corporation	www.avxcorp.com	
BI Technologies	www.bitechnologies.com	
Central Semiconductor Corp.	www.centralsemi.com	
Fairchild Semiconductor	www.fairchildsemi.com	
International Rectifier	www.irf.com	
KEMET Corp.	www.kemet.com	
NEC TOKIN America, Inc.	www.nec-tokinamerica.com	
Panasonic Corp.	www.panasonic.com	

MANUFACTURER	WEBSITE
Pulse Engineering	www.pulseeng.com
Renesas Technology Corp.	www.renesas.com
SANYO Electric Co., Ltd.	www.sanyodevice.com
Siliconix (Vishay)	www.vishay.com
Sumida Corp.	www.sumida.com
Taiyo Yuden	www.t-yuden.com
TDK Corp.	www.component.tdk.com
TOKO America, Inc.	www.tokoam.com

Standard Application Circuit

The MAX17080 standard application circuit (Figure 2) generates two independent 18A outputs and one 3A

output for AMD mobile CPU applications. See Table 1 for component selections. Table 2 lists the component manufacturers.




Figure 2. MAX17080 Standard Application Circuit




Figure 3. MAX17080 Functional Diagram

Detailed Description

The MAX17080 consists of a dual fixed-frequency PWM controller with external switches that generate the supply voltage for two independent CPU cores, and one low-input-voltage internal switch SMPS for the separate NB SMPS. The CPU core SMPSs can be configured as independent outputs, or as a combined output by connecting the GNDS1 or GNDS2 pin-strap high (GNDS1 or GNDS2 pulled to 1.5V to 1.8V, which are the respective voltages for DDR3 and DDR2).

All three SMPSs can be programmed independently to any voltage in the VID table (see Table 4) using the serial VID interface (SVI). The CPU is the SVI bus master, while the MAX17080 is the SVI slave. Voltage transitions are commanded by the CPU as a single step command from one VID code to another. The MAX17080 slews the SMPS outputs at the slew rate programmed by the external RTIME resistor during VID transitions and the transition from boot mode to VID mode.

During startup, the MAX17080 SMPSs are always in pulse-skipping mode. After exiting the boot mode, the individual PSI_L bit sets the respective SMPS into pulse-skipping mode or forced-PWM mode, depending on the system power state, and adds the +12.5mV offset for core supplies if enabled by the OPTION pin. In combined mode, the PSI_L bit adds the +12.5mV offset if enabled by the OPTION pin, and switches from 1-phase pulse-skipping mode to 2-phase PWM mode. Figure 3 is the MAX17080 functional diagram.

+5V Bias Supply (VCC, VDD)

The MAX17080 requires an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's main 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear SMPS that would otherwise be needed to supply the PWM circuit and gate drivers.

The 5V bias supply powers both the PWM controller and internal gate-drive power, so the maximum current drawn is:

IBIAS = ICC + fSW_COREQG_CORE + fSW_NBQG_NB = 50mA to 70mA (typ)

where I_{CC} is provided in the *Electrical Characteristics* table, f_{SW_CORE} and f_{SW_NB} are the respective core and NB SMPS switching frequencies, Q_{G_CORE} is the

gate charge of the external MOSFETs as defined in the MOSFET data sheets, and Q_{G_NB} is approximately 2nC. If the +5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

Switching Frequency (OSC)

Connect a resistor (Rosc) between OSC and GND to set the switching frequency (per phase):

 $f_{SW} = 300kHz \times 143k\Omega/R_{OSC}$

A 71.4k Ω to 432k Ω resistor corresponds to switching frequencies of 600kHz to 100kHz, respectively, for the core SMPSs, and 1.2MHz to 200kHz for the NB SMPS. High-frequency (600kHz) operation for the core SMPS optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This might be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency (100kHz) operation offers the best overall efficiency at the expense of component size and board space.

The NB SMPS runs at twice the switching frequency of the core SMPSs. The low power of the NB rail allows for higher switching frequencies with little impact on the overall efficiency.

Minimum on-time (ton(MIN)) must be taken into consideration when selecting a switching frequency. See the Core Switching Frequency description in the *SMPS Design Procedure* section.

Interleaved Multiphase Operation

The MAX17080 interleaves both core SMPSs phases—resulting in 180° out-of-phase operation that minimizes the input and output filtering requirements, reduces electromagnetic interference (EMI), and improves efficiency. The high-side MOSFETs do not turn on simultaneously during normal operation. The instantaneous input current is effectively reduced by the number of active phases, resulting in reduced input-voltage ripple, effective series resistance (ESR) power loss, and RMS ripple current (see the *Core Input Capacitor Selection* section). Therefore, the controller achieves high performance while minimizing the component count—which reduces cost, saves board space, and lowers component power requirements—making the MAX17080 ideal for high-power, cost-sensitive applications.

Transient Phase Repeat

When a transient occurs, the output voltage deviation depends on the controller's ability to quickly detect the transient and slew the inductor current. A fixed-frequency controller typically responds only when a clock edge occurs, resulting in a delayed transient response. To minimize this delay time, the MAX17080 includes enhanced transient detection and transient phase repeat capabilities. If the controller detects that the output voltage has dropped by 38mV, the transient detection comparator immediately retriggers the phase that completed its on-time last. The controller triggers the subsequent phases as normal, on the appropriate oscillator edges. This effectively triggers a phase a full cycle early, increasing the total inductor-current slew rate and providing an immediate transient response.

Core SMPS Feedback Adjustment Amplifiers

The MAX17080 provides an FBAC and FBDC pin for each SMPS to allow for flexible AC and DC droop settings. FBAC is the output of an internal transconductance amplifier that outputs a current proportional to the current-sense signal. FBDC is the feedback input that is compared against the internal target. Place resistors and capacitors at the FBAC and FBDC pins as shown in Figure 4. With this configuration, the DC droop is always less than or equal to the AC droop.




Figure 4. MAX17080 Core SMPS Feedback Connection

Core Steady-State Voltage Positioning (DC Droop)
FBDC is the feedback input to the error amplifier.
Based on the configuration in Figure 4, the core SMPS output voltage is given by:

$$V_{OUT} = V_{TARGET} - \frac{R_{FBDC} \times R_{FBAC}}{R_{FBAC} + R_{FBDC} + R_{FB}} \times I_{FBAC}$$

where the target voltage (VTARGET) is defined in the *Nominal Output-Voltage Selection* section, and the FBAC amplifier's output current (IFBAC) is determined by each phase's current-sense voltage:

$$I_{FBAC} = Gm_{(FBAC)}V_{CS}$$

where $V_{CS} = V_{CSP}$ - V_{CSN} is the differential current-sense voltage, and $G_{M(FBAC)}$ is typically 2mS as defined in the *Electrical Characteristics* table. DC droop is typically used together with the +12.5mV offset feature to keep within the DC tolerance window of the application. See the *Offset and Address Change for Core SMPSs (OPTION)* section. The ripple voltage on FBDC must be less than the -28mV (max) transient phase repeat threshold:

$$\begin{split} \frac{R_{FBAC}}{R_{FBAC} + R_{FBDC} + R_{FB}} \Delta I_L R_{SENSE} Gm_{(FBAC)} R_{FBDC} + \Delta I_L R_{ESR} \\ 2 \\ R_{FBDC} \leq \frac{\left(56mV - \Delta I_L R_{ESR}\right) (R_{FBAC} + R_{FB})}{R_{FBAC} \Delta I_L R_{SENSE} Gm_{(FBAC)} - 56mV} \end{split}$$

where ΔI_L is the inductor ripple current, RESR is the effective output ESR at the remote sense point, RSENSE is the current-sense element, and $Gm_{(FBAC)}$ is 2.06mS (max) as defined in the *Electrical Characteristics* table. The worst-case inductor ripple occurs at the maximum input-voltage and maximum output-voltage conditions:

$$\Delta I_{L(MAX)} = \frac{V_{OUT(MAX)} \left(V_{IN(MAX)} - V_{OUT(MAX)}\right)}{V_{IN(MAX)} f_{SW} L}$$

To make the DC and AC load-lines the same, directly short FBAC to FBDC.

To disable DC voltage positioning, remove RFB, which connects FBAC to FBDC.

Core Transient Voltage-Positioning Amplifier (AC Droop)

Each of the MAX17080 core supply SMPSs includes one transconductance amplifier for voltage positioning. The amplifiers' inputs are generated by summing their respective current-sense inputs, which differentially sense the voltage across either current-sense resistor or the inductor's DCR.

The voltage-positioning amplifier's output (FBAC) connects to the remote-sense point of the output through an R and C network that sets each phase's AC voltage-positioning gain:

$$V_{OUT} = V_{TARGET} - \frac{R_{FBDC} \times R_{FBAC}}{R_{FBAC} + R_{FBDC} + R_{FB} \parallel Z_{CFB}} I_{FBAC}$$

where the target voltage (VTARGET) is defined in the *Nominal Output-Voltage Selection* section, Z_{CFB} is the effective impedance of C_{FB}, and the FBAC amplifier's output current (I_{FBAC}) is determined by each phase's current-sense voltage: