## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

## General Description

The MAX1717 step-down controller is intended for core CPU DC-DC converters in notebook computers. It features a dynamically adjustable output, ultra-fast transient response, high DC accuracy, and high efficiency needed for leading-edge CPU core power supplies. Maxim's proprietary Quick-PWM ${ }^{\text {M }}$ quick-response, constant-on-time PWM control scheme handles wide input/output voltage ratios with ease and provides 100ns "instant-on" response to load transients while maintaining a relatively constant switching frequency.
The output voltage can be dynamically adjusted through the 5-bit digital-to-analog converter (DAC) inputs over a 0.925 V to 2 V range. A unique feature of the MAX1717 is an internal multiplexer (mux) that accepts two 5-bit DAC settings with only five digital input pins. Output voltage transitions are accomplished with a proprietary precision slew-rate control that minimizes surge currents to and from the battery while guaranteeing "just-in-time" arrival at the new DAC setting.
High DC precision is enhanced by a two-wire remotesensing scheme that compensates for voltage drops in the ground bus and output voltage rail. Alternatively, the remote-sensing inputs can be used together with the MAX1717's high DC accuracy to implement a volt-age-positioned circuit that modifies the load-transient response to reduce output capacitor requirements and full-load power dissipation.
Single-stage buck conversion allows these devices to directly step down high-voltage batteries for the highest possible efficiency. Alternatively, two-stage conversion (stepping down the +5 V system supply instead of the battery) at a higher switching frequency allows the minimum possible physical size.

The MAX1717 is available in a 24-pin QSOP package.

| Applications |
| :--- |
| Notebook Computers with SpeedStepTM or |
| Other Dynamically Adjustable Processors |
| 2-Cell to 4-Cell Li+ Battery to CPU Core Supply |
| Converters |
| 5V to CPU Core Supply Converters |

Pin Configuration appears at end of data sheet.

Quick-PWM is a trademark of Maxim Integrated Products. SpeedStep is a trademark of Intel Corp.

- Quick-PWM Architecture
- $\pm 1 \%$ Vout Accuracy Over Line and Load
- 5-Bit On-Board DAC with Input Mux
- Precision-Adjustable Vout Slew Control
- 0.925V to 2V Output Adjust Range
- Supports Voltage-Positioned Applications
- 2 V to 28 V Battery Input Range
- Requires a Separate +5 V Bias Supply
- 200/300/550/1000kHz Switching Frequency
- Over/Undervoltage Protection
- Drives Large Synchronous-Rectifier FETs
- 700 A (typ) Icc Supply Current
- $2 \mu \mathrm{~A}$ (typ) Shutdown Supply Current
- $2 \mathrm{~V} \pm 1 \%$ Reference Output
- VGATE Transition-Complete Indicator
- Small 24-Pin QSOP Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX1717EEG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 QSOP |
| MAX1717EEG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 QSOP |

+ Denotes lead-free package.
Minimal Operating Circuit



# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

## ABSOLUTE MAXIMUM RATINGS

| V+ to GND | 0.3 V to +30 V |
| :---: | :---: |
| $V_{C C}, V_{\text {d }}$ to GND | -0.3V to +6V |
| D0-D4, A/ $\bar{B}, \mathrm{VGATE}$, to GND | -0.3V to +6V |
| SKP/SDN to GND | -0.3 V to +16V |
| ILIM, FB, FBS, CC, REF, GNDS, TON, TIME to GND | -0.3 V to ( $\mathrm{V} \mathrm{Cc}+0.3 \mathrm{~V}$ ) |
| DL to GND................................ | -0.3V to (VDD +0.3 V ) |
| BST to GND | .........-0.3V to +36V |
| DH to LX. | -0.3V to (BST + 0.3V) |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.6 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.)


# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.6 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}^{\circ} \mathbf{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Load Regulation | $\mathrm{I}_{\text {REF }}=0$ to $50 \mu \mathrm{~A}$ |  |  |  | 0.01 | V |
| REF Sink Current | REF in regulation |  | 10 |  |  | $\mu \mathrm{A}$ |
| FAULT PROTECTION |  |  |  |  |  |  |
| Overvoltage Trip Threshold | Measured at FB |  | 2.20 | 2.25 | 2.30 | V |
| Overvoltage Fault Propagation Delay | FB forced 2\% above trip threshold |  |  | 10 |  | $\mu \mathrm{s}$ |
| Output Undervoltage Fault Protection Threshold | With respect to unloaded output voltage |  | 65 | 70 | 75 | \% |
| Output Undervoltage Fault Propagation Delay | FB forced 2\% below trip threshold |  |  | 10 |  | $\mu \mathrm{s}$ |
| Output Undervoltage Fault Blanking Time | From SKP/ $\overline{\text { SDN }}$ signal going high, clock speed set by RTIME |  |  | 256 |  | clks |
| Current-Limit Threshold (Positive, Default) | GND - LX, ILIM = VCC | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 90 | 100 | 110 | mV |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 85 |  | 115 |  |
| Current-Limit Threshold (Positive, Adjustable) | GND - LX | $\mathrm{ILIM}=0.5 \mathrm{~V}$ | 35 | 50 | 65 | mV |
|  |  | ILIM = REF (2V) | 165 | 200 | 230 |  |
| Current-Limit Threshold (Negative) | $L X-G N D, I L I M=V_{C C}$ |  | -140 | -110 | -80 | mV |
| Current-Limit Threshold (Zero Crossing) | GND - LX |  | 4 |  |  | mV |
| Current-Limit Default Switchover Threshold |  |  | 3 | $V_{C C}-1$ | CC-0.4 | V |
| Thermal Shutdown Threshold | Hysteresis $=10^{\circ} \mathrm{C}$ |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| VCC Undervoltage Lockout Threshold | Rising edge, hysteresis $=20 \mathrm{mV}$, PWM disabled below this level |  | 4.1 |  | 4.4 | V |
| VGATE Lower Trip Threshold | Measured at FB with respect to unloaded output voltage, rising edge, hysteresis = $1 \%$ |  | -8 | -6.5 | -5 | \% |
| VGATE Upper Trip Threshold | Measured at FB with respect to unloaded output voltage, rising edge, hysteresis = $1 \%$ |  | +10 | +12 | +14 | \% |
| VGATE Propagation Delay | FB forced 2\% outside VGATE trip threshold |  |  | 10 |  | $\mu \mathrm{s}$ |
| VGATE Transition Delay | After $\mathrm{X}=\mathrm{Y}$, clock speed set by RTime |  |  | 1 |  | clk |
| VGATE Output Low Voltage | ISINK $=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| VGATE Leakage Current | High state, forced to 5.5V |  |  |  | 1 | $\mu \mathrm{A}$ |
| GATE DRIVERS |  |  |  |  |  |  |
| DH Gate Driver On-Resistance | BST - LX forced to 5V |  |  | 1.0 | 3.5 | $\Omega$ |
| DL Gate Driver On-Resistance | DL, high state (pullup) |  |  | 1.0 | 3.5 | $\Omega$ |
|  | DL, low state (pulldown) |  |  | 0.4 | 1.0 |  |
| DH Gate-Driver Source/Sink Current | DH forced to 2.5V, BST - LX forced to 5V |  |  | 1.3 |  | A |
| DL Gate-Driver Sink Current | DL forced to 2.5V |  |  | 4 |  | A |

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{V}_{\mathrm{DD}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.6 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DL Gate-Driver Source Current | DL forced to 2.5V |  | 1.3 |  |  | A |
| Dead Time | DL rising |  | 35 |  |  | ns |
|  | DH rising |  | 26 |  |  |  |
| LOGIC AND I/O |  |  |  |  |  |  |
| Logic Input High Voltage | D0-D4, A/ $\bar{B}$ |  | 2.4 |  |  |  |
| Logic Input Low Voltage | D0-D4, A/ $\bar{B}$ |  | 0.8 |  |  |  |
| DAC B-Mode Programming Resistor, Low | D0-D4, 0 to 0.4 V or 2.6 V to 5.5 V applied through resistor,$\mathrm{A} / \overline{\mathrm{B}}=\mathrm{GND}$ |  | 1.05 |  |  |  |
| DAC B-Mode Programming Resistor, High | D0-D4, 0 to 0.4 V or 2.6 V to 5.5 V applied through resistor, $A / \bar{B}=$ GND |  | 95 |  |  | k $\Omega$ |
| D0-D4 Pullup/Pulldown | Entering B mode | Pull up | 40 |  |  | k $\Omega$ |
|  |  | Pull down |  | 8 |  |  |
| Logic Input Current | D0-D4, $\mathrm{A} / \overline{\mathrm{B}}=5 \mathrm{~V}$ |  | -1 |  | 1 | $\mu \mathrm{A}$ |
|  | A/ $\bar{B}$ |  | -1 |  | 1 |  |
| TON Input Levels | For TON = Vcc (200kHz operation) |  | VCC - 0.4 |  |  | V |
|  | For TON = open (300kHz operation) |  | 3.15 |  | 3.85 |  |
|  | For TON = REF (550kHz operation) |  | 1.65 |  | 2.35 |  |
|  | For TON = GND ( 1000 kHz operation) |  |  |  | 0.5 |  |
| SKP//SDN and TON Input Current | SKP/ $\overline{\text { DDN }}$, TON forced to GND or VCC |  | -3 |  | 3 | $\mu \mathrm{A}$ |
| SKP/ $\overline{S D N}$ Input Levels | SKP/ $\overline{\text { DN }}=$ logic high (SKIP mode) |  | 2.8 |  | 6 | V |
|  | SKP/ $\overline{\text { SDN }}=$ open (PWM mode) |  | 1.8 |  | 2.2 |  |
|  | SKP/ $\overline{\text { SDN }}=$ logic low (shutdown mode) |  |  |  | 0.5 |  |
|  | To enable no-fault mode |  | 12 |  | 15 |  |

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.6 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5} \mathbf{5}^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC Output Voltage Accuracy <br> (Note 1) | $\mathrm{V}+=4.5 \mathrm{~V} \text { to } 28 \mathrm{~V},$ <br> includes load regulation error | DAC codes from 1.3 V to 2 V | -1.5 | 1.5 |  |
|  |  | DAC codes from 0.925 V to 1.275 V | -1.7 | 1.7 |  |
| TIME Frequency Accuracy | 150 kHz nominal, R R tıME $=120 \mathrm{k} \Omega$ |  | -8 | +8 |  |
|  | 380 kHz nominal, $\mathrm{R}_{\text {TIME }}=47 \mathrm{k} \Omega$ |  | -12 | +12 | \% |
|  | 38 kHz nominal, RTIME $=470 \mathrm{k} \Omega$ |  | -12 | +12 |  |
| On-Time (Note 2) | $\mathrm{V}+=5 \mathrm{~V}, \mathrm{FB}=2 \mathrm{~V}, \mathrm{TON}=\mathrm{GND}(1000 \mathrm{kHz})$ |  | 375 | 475 | ns |
| On-Time (Note 2) | $\mathrm{V}+=24 \mathrm{~V}, \mathrm{FB}=2 \mathrm{~V}$ | TON = REF ( 550 kHz ) | 136 | 173 | ns |
|  |  | TON $=$ open ( 300 kHz ) | 260 | 318 |  |
|  |  | TON = VCC (200kHz) | 365 | 471 |  |
| Minimum Off-Time (Note 2) | TON = VCc, open, or REF (200kHz, 300kHz, or 550kHz) |  |  | 500 | ns |
| Minimum Off-Time (Note 2) | TON = GND (1000kHz) |  |  | 375 | ns |

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.6 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Quiescent Supply Current (VCC) | Measured at $\mathrm{V}_{\mathrm{CC}}$, FB forced above the regulation point |  | 1200 | $\mu \mathrm{A}$ |
| Quiescent Supply Current (VDD) | Measured at $\mathrm{V}_{\mathrm{DD}}$, FB forced above the regulation point |  | 5 | $\mu \mathrm{A}$ |
| Quiescent Battery Supply Current (V+) |  |  | 40 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VCC) | SKP/ $\overline{\text { SDN }}=0$ |  | 5 | $\mu \mathrm{A}$ |
| Shutdown Supply Current (VDD) | SKP/ $\overline{\text { SDN }}=0$ |  | 5 | $\mu \mathrm{A}$ |
| Shutdown Battery Supply Current (V+) | SKP/ $\overline{S D N}=0, V_{C C}=V_{D D}=0$ or 5 V |  | 5 | $\mu \mathrm{A}$ |
| Reference Voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , no REF load | 1.98 | 2.02 | V |
| Overvoltage Trip Threshold | Measured at FB | 2.20 | 2.30 | V |
| Output Undervoltage Protection Threshold | With respect to unloaded output voltage | 65 | 75 | \% |
| Current-Limit Threshold (Positive, Default) | GND - LX, ILIM = V ${ }_{C C}$ | 80 | 115 | mV |
| Current-Limit Threshold (Positive, Adjustable) | GND - LX | 33 | 65 | mV |
|  |  | 160 | 240 |  |
| Current-Limit Threshold (Negative) | $L X-G N D, I L I M=V_{C C}$ | -140 | -80 | mV |
| Vcc Undervoltage Lockout Threshold | Rising edge, hysteresis $=20 \mathrm{mV}$, PWM disabled below this level | 4.1 | 4.4 | V |
| DH Gate Driver On-Resistance | BST - LX forced to 5V |  | 3.5 | $\Omega$ |
| DL Gate Driver On-Resistance | DL, high state (pullup) |  | 3.5 | $\Omega$ |
|  | DL, low state (pulldown) |  | 1.0 | $\Omega$ |
| Logic Input High Voltage | D0-D4, A/ $\bar{B}$ | 2.4 |  | V |
| Logic Input Low Voltage | D0-D4, A/ $\bar{B}$ |  | 0.8 | V |
| DAC B-Mode Programming Resistor, Low | D0-D4, 0 to 0.4 V or 2.6 V to 5.5 V applied through resistor, $A / \bar{B}=$ GND |  | 1 | k $\Omega$ |
| DAC B-Mode Programming Resistor, High | D0-D4, 0 to 0.4 V or 2.6 V to 5.5 V applied through resistor, $A / \bar{B}=$ GND | 100 |  | k $\Omega$ |
| VGATE Lower Trip Threshold | Measured at FB with respect to unloaded output voltage, falling edge, hysteresis = 1\% | -8.4 | -4.6 | \% |
| VGATE Upper Trip Threshold | Measured at FB with respect to unloaded output voltage, rising edge, hysteresis = 1\% | +10 | +15 | \% |

Note 1: Output voltage accuracy specifications apply to DAC voltages from 0.925 V to 2 V . Includes load-regulation error
Note 2: On-Time specifications are measured from $50 \%$ to $50 \%$ at the DH pin, with LX forced to 0, BST forced to 5V, and a 500pF capacitor from DH to LX to simulate external MOSFET gate capacitance. Actual in-circuit times may be different due to MOSFET switching speeds.
Note 3: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design and not production tested.

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

(Circuit of Figure 1, components of Table 1, $\mathrm{V}+=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) EFFICIENCY vs. LOAD CURRENT 300kHz STANDARD APPLICATION, CIRCUIT 1
 300kHz VOLTAGE POSITIONED, CIRCUIT 2


EFFECTIVE EFFICIENCY vs. LOAD CURRENT 550kHz VOLTAGE POSITIONED, CIRCUIT 3


EFFICIENCY vs. LOAD CURRENT 1000kHz VOLTAGE POSITIONED,

CIRCUIT 5 1000kHz, +5V, CIRCUIT 4



EFFECTIVE EFFICIENCY vs. LOAD CURRENT 300kHz VOLTAGE POSITIONED, CIRCUIT 2

EFFICIENCY vs. LOAD CURRENT 1000kHz, +5V, CIRCUIT 4


EFFECTIVE EFFICIENCY vs. LOAD CURRENT 1000kHz VOLTAGE POSITIONED,

CIRCUIT 5


# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, components of Table 1, $\mathrm{V}+=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, components of Table 1, $\mathrm{V}+=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, components of Table 1, $\mathrm{V}+=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V} C \mathrm{C}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{~V}$ OUT $=1.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

STARTUP WAVEFORM



50us/div
300kHz STANDARD APPLICATION, CIRCUIT 1 , PWM MODE, V OUT $=1.35 \mathrm{~V}$ TO 1.6V, I IOUT $=0.3 \mathrm{~A}$,
$R_{\text {TIME }}=120 \mathrm{k} \Omega$
A = Vout, 200mV/div, AC-COUPLED
$\mathrm{B}=$ INDUCTOR CURRENT, 10A/div
$\mathrm{C}=\mathrm{VGATE}, 5 \mathrm{~V} / \mathrm{div}$
$D=A / \bar{B}, 5 \mathrm{~V} / \mathrm{div}$

DYNAMIC OUTPUT VOLTAGE TRANSITION

A

B

C
D


300kHz STANDARD APPLICATION, CIRCUIT 1 ,
PWM MODE, VOUT $=1.35 \mathrm{~V}$ TO 1.6V,
IOUT $=12 A$, RTIME $=120 \mathrm{k} \Omega$
A = Vout, 200mV/div, AC-COUPLED
$B=$ INDUCTOR CURRENT, 10A/div
$\mathrm{C}=\mathrm{VGATE}, 5 \mathrm{~V} / \mathrm{div}$
$D=A / \bar{B}, 5 V /$ div

DYNAMIC OUTPUT VOLTAGE TRANSITION

A = Vout, 200mV/div, AC-COUPLED
B = INDUCTOR CURRENT, 10A/div
C = VGATE, 5V/div
$D=A / \bar{B}, 5 \mathrm{~V} / \mathrm{div}$
1000kHz +5V, CIRCUIT 4
PWM MODE, VOUT $=1.35 \mathrm{~V}$ TO 1.6V,
IOUT $=0.3 \mathrm{~A}$, RTIME $=51 \mathrm{k} \Omega$


B

$A=V_{\text {Out }}, 500 \mathrm{mV} /$ div
$B=$ INDUCTOR CURRENT, 10A/div

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

Typical Operating Characteristics (continued)
(Circuit of Figure 1, components of Table 1, $\mathrm{V}+=+12 \mathrm{~V}, \mathrm{~V} D=\mathrm{V} C \mathrm{C}=\mathrm{SKP} / \overline{\mathrm{SDN}}=+5 \mathrm{~V}, \mathrm{VOUT}=1.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



300 kHz VOLTAGE POSITIONED, CIRCUIT 2 ,
PWM MODE, IOUT $=12 \mathrm{~A}$
$\mathrm{A}=\mathrm{V}_{\text {Out, }} 1 \mathrm{~V} /$ div
$B=$ INDUCTOR CURRENT, 10A/div
$\mathrm{C}=\mathrm{SKP} / \overline{\mathrm{SDN}}, 5 \mathrm{~V} / \mathrm{div}$

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | V+ | Battery Voltage Sense Connection. Connect $\mathrm{V}+$ to input power source. $\mathrm{V}+$ is used only for PWM one-shot timing. DH on-time is inversely proportional to input voltage over a range of 2 V to 28 V . |
| 2 | SKP/ $\overline{S D N}$ | Combined Shutdown and Skip-Mode Control. Drive SKP/ $\overline{\text { SDN }}$ to GND for shutdown. Leave SKP/ $\overline{\mathrm{SDN}}$ open for low-noise forced-PWM mode, or drive to VCc for normal pulse-skipping operation. Low-noise forced-PWM mode causes inductor current recirculation at light loads and suppresses pulse-skipping operation. SKP/ $\overline{\mathrm{SDN}}$ can also be used to disable over/undervoltage protection circuits and clear the fault latch by forcing it to 12 V < SKP/SDN $<15 \mathrm{~V}$ (with otherwise normal PFM/PWM operation). Do not connect SKP/ $\overline{\mathrm{SDN}}$ to $>15 \mathrm{~V}$. |
| 3 | TIME | Slew-Rate Adjustment Pin. Connect a resistor from TIME to GND to set the internal slew-rate clock. A 470k $\Omega$ to $47 \mathrm{k} \Omega$ resistor sets the clock from 38 kHz to 380 kHz , fsLew $=150 \mathrm{kHz} \times 120 \mathrm{k} \Omega /$ RTime. |
| 4 | FB | Fast Feedback Input. Connect FB to the junction of the external inductor and output capacitor for nonvolt-age-positioned circuits (Figure 1). For voltage-positioned circuits, connect FB to the junction of the external inductor and the positioning resistor (Figure 3). |
| 5 | FBS | Feedback Remote-Sense Input. For nonvoltage-positioned circuits, connect FBS to Vout directly at the load. FBS internally connects to the integrator that fine tunes the DC output voltage. For voltage-positioned circuits, connect FBS directly to FB near the IC to disable the FBS remote-sense integrator amplifier. To disable all three integrator amplifiers, connect FBS to $\mathrm{V}_{C C}$. |
| 6 | CC | Integrator Capacitor Connection. Connect a 100pF to 1000pF (470pF typ) capacitor from CC to GND to set the integration time constant. CC can be left open if $F B S$ is tied to $V_{C C}$. |
| 7 | VCC | Analog Supply Voltage Input for PWM Core. Connect VCC to the system supply voltage ( 4.5 V to 5.5 V ) with a series $20 \Omega$ resistor. Bypass to GND with a $0.22 \mu \mathrm{~F}(\mathrm{~min})$ capacitor. |

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 8 | TON | On-Time Selection Control Input. This is a four-level input that sets the K factor (Table 3) to determine DH on-time. Connect TON to the following pins for the indicated operation: $\begin{aligned} & \text { GND }=1000 \mathrm{kHz} \\ & \mathrm{REF}=550 \mathrm{kHz} \\ & \text { Open }=300 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{CC}}=200 \mathrm{kHz} \end{aligned}$ |
| 9 | REF | 2V Reference Output. Bypass to GND with $0.22 \mu \mathrm{~F}$ (min) capacitor. Can source $50 \mu \mathrm{~A}$ for external loads. Loading REF degrades FB accuracy according to the REF load-regulation error. |
| 10 | ILIM | Current-Limit Adjustment. The GND - LX current-limit threshold defaults to 100 mV if ILIM is tied to $\mathrm{V}_{\mathrm{CC}}$. In adjustable mode, the current-limit threshold voltage is $1 / 10$ th the voltage seen at ILIM over a 0.5 V to 3.0 V range. The logic threshold for switchover to the 100 mV default value is approximately $\mathrm{V}_{\mathrm{CC}}-1 \mathrm{~V}$. Tie ILIM to REF for a fixed 200 mV threshold. |
| 11 | GNDS | Ground Remote-Sense Input. For nonvoltage-positioned circuits, connect GNDS to ground directly at the load. GNDS internally connects to the integrator that fine tunes the output voltage. The output voltage rises by an amount of GNDS - GND. For voltage-positioned circuits, increase the output voltage ( 24 mV (typ)) by biasing GNDS with a resistor-divider from REF to GND. |
| 12 | VGATE | Open-Drain Power-Good Output. VGATE is normally high when the output is in regulation. VGATE goes low whenever the DAC code changes, and returns high one clock period after the slew-rate controller finishes and the output is in regulation. VGATE is low in shutdown. |
| 13 | GND | Analog and Power Ground. Also connects to the current-limit comparator. |
| 14 | DL | Low-Side Gate Driver Output. DL swings GND to VDD. |
| 15 | VDD | Supply Voltage Input for the DL Gate Driver, 4.5 V to 5.5 V . Bypass to GND with a $1 \mu \mathrm{~F}$ capacitor. |
| 16 | $A / \bar{B}$ | Internal MUX Select Input. When $A / \bar{B}$ is high, the DAC code is determined by logic-level voltages on D0-D4. On the falling edge of $A / \bar{B}$ (or during power-up with $A / \bar{B}$ low), the DAC code is determined by the resistor values at D0-D4. |
| 17-21 | D4-D0 | DAC Code Inputs. D0 is the LSB and D4 is the MSB for the internal 5-bit DAC (see Table 4). When $A / \bar{B}$ is high, D0-D4 function as high-input-impedance logic inputs. On the falling edge of $A / \bar{B}$ (or during power-up with $A / \bar{B}$ low), the series resistance on each input sets its logic state as follows: <br> (series resistance $\leq 1 \mathrm{k} \Omega \pm 5 \%$ ) = logic low <br> (series resistance $\geq 100 \mathrm{k} \Omega \pm 5 \%$ ) $=$ logic high |
| 22 | BST | Boost Flying Capacitor Connection. Connect BST to the external boost diode and capacitor as shown in the Standard Application Circuit. An optional resistor in series with BST allows the DH pullup current to be adjusted (Figure 5). |
| 23 | LX | Inductor Connection. LX is the internal lower supply rail for the DH high-side gate driver. It also connects to the current-limit comparator and the skip-mode zero-crossing comparator. |
| 24 | DH | High-Side Gate-Driver Output. DH swings LX to BST. |

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

## MAX1717



Figure 1. Standard Application Circuit

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

Table 1. Component Selection for Standard Applications

| COMPONENT | 300kHz, STANDARD APPLICATION, CIRCUIT 1 | 300kHz, VOLTAGE POSITIONED, CIRCUIT 2 | 550kHz, VOLTAGE POSITIONED, CIRCUIT 3 | $1000 \mathrm{kHz},+5 \mathrm{~V},$ <br> CIRCUIT 4 | 1000kHz, VOLTAGE POSITIONED, CIRCUIT 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Figure Number | 1 | 3 | 3 | 3 | 3 |
| Input Range (VBATT) | 7 V to 24V | 7 V to 24V | 7 V to 24V | 4.5 V to 5.5 V | 7 V to 24V |
| Output Current | 14A | 14A | 14A | 14A | 14A |
| Frequency | 300kHz | 300 kHz | 550 kHz | 1000 kHz | 1000 kHz |
| High-Side MOSFET Q1 | International <br> Rectifier IRF7811 | International <br> Rectifier IRF7811 | International <br> Rectifier IRF7811 | International <br> Rectifier IRF7811 | International <br> Rectifier IRF7811 |
| Low-Side MOSFET Q2 | (2) International Rectifier IRF7805, IRF7811, or IRF7811A | (2) International <br> Rectifier IRF7805, <br> IRF7811, or IRF7811A | (2) International <br> Rectifier IRF7805, <br> IRF7811, or IRF7811A | (2) International Rectifier IRF7805, IRF7811, or IRF7811A | (2) International <br> Rectifier IRF7805, <br> IRF7811, or IRF7811A |
| Input Capacitor C1 | (4) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ ceramic Taiyo Yuden TMK432BJ106KM | (4) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ ceramic Taiyo Yuden TMK432BJ106KM | (4) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ ceramic Taiyo Yuden TMK432BJ106KM | (5) $22 \mu \mathrm{~F}, 10 \mathrm{~V}$ ceramic Taiyo Yuden LMK432BJ226KM | (4) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ ceramic Taiyo Yuden TMK432BJ106KM |
| Output Capacitor C2 | (6) $470 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ <br> tantalum <br> Kemet <br> T510X477M006AS | (5) $220 \mu \mathrm{~F}, 2.5 \mathrm{~V}$, <br> $25 \mathrm{~m} \Omega$ specialty <br> polymer <br> Panasonic <br> EEFUEOE221R | (4) $220 \mu \mathrm{~F}, 2.5 \mathrm{~V}$, $25 \mathrm{~m} \Omega$ specialty polymer Panasonic EEFUEOE221R | (5) $47 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ ceramic <br> Taiyo Yuden JMK432BJ476MM | (5) $47 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ ceramic Taiyo Yuden JMK432BJ476MM |
| Inductor <br> L1 | $1 \mu \mathrm{H}$ <br> Sumida <br> CEP125-1ROMC or Panasonic ETQP6F1R1BFA | $1 \mu \mathrm{H}$ <br> Sumida CEP125-1R0MC or Panasonic ETQP6F1R1BFA | $0.47 \mu \mathrm{H}$ <br> Sumida <br> CEP125-4712-T006 | $0.19 \mu \mathrm{H}$ Coilcraft X8357-A | $0.3 \mu \mathrm{H}$ <br> Sumida <br> CEP12D38 4713- <br> T001 |
| VoltagePositioning Resistor R6 | - | $\begin{aligned} & 5 \mathrm{~m} \Omega \pm 1 \%, 1 \mathrm{~W} \\ & \text { Dale } \\ & \text { WSL-2512-R005F } \end{aligned}$ | $\begin{aligned} & 5 \mathrm{~m} \Omega \pm 1 \%, 1 \mathrm{~W} \\ & \text { Dale } \\ & \text { WSL-2512-R005F } \end{aligned}$ | $\begin{aligned} & 5 \mathrm{~m} \Omega \pm 1 \%, 1 \mathrm{~W} \\ & \text { Dale } \\ & \text { WSL-2512-R005F } \end{aligned}$ | $\begin{aligned} & 5 \mathrm{~m} \Omega \pm 1 \%, 1 \mathrm{~W} \\ & \text { Dale } \\ & \text { WSL-2512-R005F } \end{aligned}$ |
| Voltage- <br> Positioning Offset | - | 24 mV | 24 mV | 24mV | 24 mV |
| TON Level | Float | Float | REF | GND | GND |

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

Table 2. Component Suppliers

| MANUFACTURER | USA PHONE | FACTORY FAX <br> [Country Code] |
| :--- | :---: | :---: |
| Coilcraft | $847-639-6400$ | $[1] 847-639-1469$ |
| Dale-Vishay | $402-564-3131$ | $[1] 402-563-6418$ |
| International Rectifier | $310-322-3331$ | $[1] 310-322-3332$ |
| Kemet | $408-986-0424$ | $[1] 408-986-1442$ |
| Panasonic | $714-373-7939$ | $[1] 714-373-7183$ |
| Sumida | $847-956-0666$ | $[81] 3-3607-5144$ |
| Taiyo Yuden | $408-573-4150$ | $[1] 408-573-4159$ |

## Detailed Description

+5V Bias Supply (VCc and VDD)
The MAX1717 requires an external +5 V bias supply in addition to the battery. Typically, this +5 V bias supply is the notebook's $95 \%$ efficient +5 V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the +5 V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the +5 V supply can be generated with an external linear regulator.
The +5 V bias supply must provide $\mathrm{V}_{\mathrm{CC}}$ (PWM controller) and $V_{D D}$ (gate-drive power), so the maximum current drawn is:

$$
I_{\mathrm{BIAS}}=\mathrm{ICC}+\mathrm{f}\left(\mathrm{QG}_{\mathrm{G} 1}+\mathrm{QG}_{\mathrm{G} 2}\right)=10 \mathrm{~mA} \text { to } 40 \mathrm{~mA}(\mathrm{typ})
$$

where Icc is $700 \mu \mathrm{~A}$ (typ), $f$ is the switching frequency, and QG1 and QG2 are the MOSFET data sheet total gate-charge specification limits at $\mathrm{VGS}=5 \mathrm{~V}$.
$V_{+}$and $V_{D D}$ can be tied together if the input power source is a fixed +4.5 V to +5.5 V supply. If the +5 V bias supply is powered up prior to the battery supply, the enable signal (SKP/SDN going from low to high or open) must be delayed until the battery voltage is present to ensure startup.

## Free-Running, Constant On-Time PWM Controller with Input Feed-Forward

The Quick-PWM control architecture is a pseudofixedfrequency, constant-on-time current-mode type with voltage feed-forward (Figure 2). This architecture relies on the output filter capacitor's ESR to act as the currentsense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a oneshot whose period is inversely proportional to input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time ( 400 ns typ ). The ontime one-shot is triggered if the error comparator is low,
the low-side switch current is below the current-limit threshold, and the minimum off-time one-shot has timed out.

On-Time One-Shot (TON)
The heart of the PWM core is the one-shot that sets the high-side switch on-time. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to battery and output voltage. The high-side switch on-time is inversely proportional to the battery voltage as measured by the $\mathrm{V}+$ input, and proportional to the output voltage. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefits of a constant switching frequency are twofold: first, the frequency can be selected to avoid noise-sensitive regions such as the 455 kHz IF band; second, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple.

$$
\text { On-Time }=\mathrm{K}(\text { VOUT }+0.075 \mathrm{~V}) / \text { VIN }
$$

where $K$ is set by the TON pin-strap connection and 0.075 V is an approximation to accommodate the expected drop across the low-side MOSFET switch (Table 3).
The on-time one-shot has good accuracy at the operating points specified in the Electrical Characteristics ( $\pm 10 \%$ at 200 kHz and $300 \mathrm{kHz}, \pm 12 \%$ at 550 kHz and 1000 kHz ). On-times at operating points far removed from the conditions specified in the Electrical Characteristics can vary over a wide range. For example, the 1000 kHz setting will typically run about 10\% slower with inputs much greater than +5 V due to the very short on-times required.
On-times translate only roughly to switching frequencies. The on-times guaranteed in the Electrical Characteristics are influenced by switching delays in the external high-side MOSFET. Resistive losses, including the inductor, both MOSFETs, output capacitor ESR, and PC board copper losses in the output and ground tend to raise the switching frequency at higher output currents.

## Table 3. Approximate K-Factors Errors

| TON <br> SETTING <br> $\mathbf{( k H z )}$ | K <br> FACTOR <br> $(\boldsymbol{\mu} \mathbf{~})$ | APPROXIMATE <br> K-FACTOR <br> ERROR (\%) | MIN RECOMMENDED <br> VBATT AT VOUT = 1.6V <br> $(\mathbf{~})$ |
| :---: | :---: | :---: | :---: |
| 200 | 5 | $\pm 10$ | 2.1 |
| 300 | 3.3 | $\pm 10$ | 2.3 |
| 550 | 1.8 | $\pm 12.5$ | 3.2 |
| 1000 | 1.0 | $\pm 12.5$ | 4.5 |

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs



Figure 2. Functional Diagram

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

The dead-time effect increases the effective on-time, reducing the switching frequency. It occurs only in PWM mode (SKP/SDN $=$ open) and dynamic output voltage transitions when the inductor current reverses at light or negative load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the DH-rising dead time.
For loads above the critical conduction point, where the dead-time effect is no longer a factor, the actual switching frequency is:

$$
f=\left(V_{O U T}+V_{\text {DROP1 }}\right) / \text { tON }\left(V_{I N}+V_{\text {DROP1 }}-V_{D R O P 2}\right)
$$

where $V_{\text {DROP1 }}$ is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PC board resistances; VDROP2 is the sum of the parasitic voltage drops in the inductor charge path, including high-side switch, inductor, and PC board resistances; ton is the on-time calculated by the MAX1717.

## Integrator Amplifiers

Three integrator amplifiers provide a fine adjustment to the output regulation point. One amplifier integrates the difference between GNDS and GND, a second integrates the difference between FBS and FB. The third amplifier integrates the difference between REF and the DAC output. These three transconductance amplifiers' outputs are directly summed inside the chip, so the integration time constant can be set easily with one capacitor. The gm of each amplifier is $160 \mu \mathrm{~S}$ (typ).
The integrator block has the ability to lower the output voltage by $2 \%$ and raise it by $6 \%$. For each amplifier, the differential input voltage range is at least $\pm 70 \mathrm{mV}$ total, including DC offset and AC ripple. The integrator corrects for approximately $90 \%$ of the total error, due to finite gain.
The FBS amplifier corrects for DC voltage drops in PC board traces and connectors in the output bus path between the DC-DC converter and the load. The GNDS amplifier performs a similar DC correction task for the output ground bus. The third integrator amplifier corrects the small offset of the error amplifier and provides an averaging function that forces VOUT to be regulated at the average value of the output ripple waveform.
Integrators have both beneficial and detrimental characteristics. Although they correct for drops due to DC bus resistance and tighten the DC output voltage tolerance limits by averaging the peak-to-peak output ripple, they can interfere with achieving the fastest possible
load-transient response. The fastest transient response is achieved when all three integrators are disabled. This can work very well if the MAX1717 circuit is placed very close to the CPU.
All three integrators can be disabled by connecting FBS to VCC. When the integrators are disabled, CC can be left unconnected, which eliminates a component, but leaves GNDS connected to any convenient ground. When the inductor is in continuous conduction, the output voltage will have a DC regulation higher than the trip level by $50 \%$ of the ripple. In discontinuous conduction (SKP/SDN open, light-loaded), the output voltage will have a DC regulation higher than the trip level by approximately $1.5 \%$ due to slope compensation.
There is often a connector, or at least many milliohms of PC board trace resistance, between the DC-DC converter and the CPU. In these cases, the best strategy is to place most of the bulk bypass capacitors close to the CPU, with just one capacitor on the other side of the connector near the MAX1717 to control ripple if the CPU card is unplugged. In this situation, the remotesense lines (GNDS and FBS) and integrators provide a real benefit.
When operating the MAX1717 in a voltage-positioned circuit (Figure 3), GNDS can be offset with a resistor divider from REF to GND, which causes the GNDS integrator to increase the output voltage by $90 \%$ of the applied offset ( 27 mV typ). A low-value ( $5 \mathrm{~m} \Omega$ typ) voltagepositioning resistor is added in series between the external inductor and the output capacitor. FBS is connected to FB directly at the junction of the external inductor and the voltage-positioning resistor. The net effect of these two changes is an output voltage that is slightly higher than the programmed DAC voltage at light loads, and slightly less than the DAC voltage at full-load current. For further information on voltage-positioning, see the Applications section.

## Automatic Pulse-Skipping Switchover

 In skip mode (SKP/SDN high), an inherent automatic switchover to PFM takes place at light loads (Figure 4). This switchover is effected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (see the Continuous-to-Discontinuous Inductor Current Point graph in the Typical Operating Characteristics).
## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs



Figure 3. Voltage-Positioned Circuit

For a battery range of 7 V to 24 V , this threshold is relatively constant, with only a minor dependence on battery voltage:

$$
I_{\mathrm{LOAD}(\mathrm{SKIP})} \approx \frac{\mathrm{K} \times \mathrm{V}_{\mathrm{OUT}}}{2 \times \mathrm{L}} \times \frac{\mathrm{V}_{\mathrm{BATT}}-V_{\mathrm{OUT}}}{V_{\mathrm{BATT}}}
$$

where K is the on-time scale factor (Table 3). The loadcurrent level at which PFM/PWM crossover occurs, $\operatorname{lLOAD}(S K I P)$, is equal to $1 / 2$ the peak-to-peak ripple current, which is a function of the inductor value (Figure 4). For example, in the standard application circuit this becomes:

$$
\frac{3.3 \mu \mathrm{~s} \times 1.6 \mathrm{~V}}{2 \times 1 \mu \mathrm{H}} \times \frac{12 \mathrm{~V}-1.6 \mathrm{~V}}{12 \mathrm{~V}}=2.3 \mathrm{~A}
$$

The crossover point occurs at an even lower value if a swinging (soft-saturation) inductor is used.
The switching waveforms may appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input voltage levels).

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 



Figure 4. Pulse-Skipping/Discontinuous Crossover Point

## Forced-PWM Mode (SKP/SDN Open)

The low-noise forced-PWM mode (SKP/SDN open) disables the zero-crossing comparator that controls the low-side switch on-time. This causes the low-side gatedrive waveform to become the complement of the highside gate-drive waveform. This in turn causes the inductor current to reverse at light loads as the PWM loop strives to maintain a duty ratio of VOUT/VBATT. The benefit of forced-PWM mode is to keep the switching frequency fairly constant, but it comes at a cost: the noload battery current can be 10 mA to 40 mA , depending on the external MOSFETs and switching frequency.
Forced-PWM mode is most useful for reducing audiofrequency noise and improving the cross-regulation of multiple-output applications that use a flyback transformer or coupled inductor.

## Current-Limit Circuit

The current-limit circuit employs a unique "valley" currentsensing algorithm that uses the on-resistance of the low-side MOSFET as a current-sensing element. If the current-sense signal is above the current-limit threshold, the PWM is not allowed to initiate a new cycle (Figure 5). The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the MOSFET on-resistance, inductor value, and battery voltage. The reward for this uncertainty is robust, lossless overcurrent sensing. When combined with the undervoltage protection circuit, this currentlimit method is effective in almost every circumstance.
There is also a negative current limit that prevents excessive reverse inductor currents when Vout is sinking cur-


Figure 5. "Valley" Current-Limit Threshold Point
rent. The negative current-limit threshold is set to approximately $120 \%$ of the positive current limit, and therefore tracks the positive current limit when ILIM is adjusted.
The current-limit threshold is adjusted with an external resistor-divider at ILIM. The current-limit threshold adjustment range is from 50 mV to 300 mV . In the adjustable mode, the current-limit threshold voltage is precisely $1 / 10$ th the voltage seen at ILIM. The threshold defaults to 100 mV when ILIM is connected to VCc. The logic threshold for switchover to the 100 mV default value is approximately $V_{C C}-1 \mathrm{~V}$.
The adjustable current limit accommodates MOSFETs with a wide range of on-resistance characteristics (see the Design Procedure section).
Carefully observe the PC board layout guidelines to ensure that noise and DC errors don't corrupt the cur-rent-sense signals seen by LX and GND. Place the IC close to the low-side MOSFET with short, direct traces, making a Kelvin sense connection to the source and drain terminals.

MOSFET Gate Drivers (DH, DL) The DH and DL drivers are optimized for driving mod-erate-sized high-side and larger low-side power MOSFETs. This is consistent with the low duty factor seen in the notebook CPU environment, where a large VBATT - VOUT differential exists. An adaptive dead-time circuit monitors the DL output and prevents the highside FET from turning on until DL is fully off. There must be a low-resistance, low-inductance path from the DL driver to the MOSFET gate for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry in the MAX1717 will interpret the MOSFET gate as "off" while there is actually still charge left on the gate. Use very

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

short, wide traces measuring 10 to 20 squares ( 50 to 100 mils wide if the MOSFET is 1 inch from the MAX1717).
The dead time at the other edge (DH turning off) is determined by a fixed 35ns (typ) internal delay.
The internal pull-down transistor that drives DL low is robust, with a $0.5 \Omega$ typical on-resistance. This helps prevent DL from being pulled up during the fast risetime of the inductor node, due to capacitive coupling from the drain to the gate of the low-side synchronousrectifier MOSFET. However, for high-current applications, you might still encounter some combinations of highand low-side FETs that will cause excessive gate-drain coupling, which can lead to efficiency-killing, EMIproducing shoot-through currents. This is often remedied by adding a resistor in series with BST, which increases the turn-on time of the high-side FET without degrading the turn-off time (Figure 6).

POR
Power-on reset (POR) occurs when $\mathrm{V}_{\mathrm{CC}}$ rises above approximately 2 V , resetting the fault latch and preparing the PWM for operation. VCC undervoltage lockout (UVLO) circuitry inhibits switching, forces VGATE low, and forces the DL gate driver high (to enforce output overvoltage protection). When Vcc rises above 4.2V, the DAC inputs are sampled and the output voltage begins to slew to the DAC setting.
For automatic startup, the battery voltage should be present before VCC. If the MAX1717 attempts to bring the output into regulation without the battery voltage present, the fault latch will trip. The SKP/SDN pin can be toggled to reset the fault latch.


Figure 6. Reducing the Switching-Node Rise Time

Shutdown
When SKP/SDN goes low, the MAX1717 goes into low-
power shutdown mode. VGATE goes low immediately.
The output voltage ramps down to 0 in 25 mV steps at
the clock rate set by RTIME. When the DAC reaches the
OV setting, DL goes high, DH goes low, the reference is
turned off, and the supply current drops to about $2 \mu A$.
When SKP/SDN goes high or floats, the reference pow-
ers up, and after the reference UVLO is passed, the DAC target is evaluated and switching begins. The slew-rate controller ramps up from zero in 25 mV steps to the currently selected code value (based on $A / \bar{B}$ ). There is no traditional soft-start (variable current limit) circuitry, so full output current is available immediately. VGATE goes high after the slew-rate controller has terminated and the output voltage is in regulation. As soon as VGATE goes high, full power is available.

## UVLO

If the $\mathrm{V}_{\mathrm{C}}$ voltage drops low enough to trip the UVLO comparator, it is assumed that there is not enough supply voltage to make valid decisions. To protect the output from overvoltage faults, DL is forced high in this mode. This will force the output to GND, but it will not use the slew-rate controller. This results in large negative inductor current and possibly small negative output voltages. If $\mathrm{V}_{\mathrm{CC}}$ is likely to drop in this fashion, the output can be clamped with a Schottky diode to GND to reduce the negative excursion.

DAC Inputs DO-D4
The digital-to-analog converter (DAC) programs the output voltage. It typically receives a preset digital code from the CPU pins, which are either hard-wired to GND or left open-circuit. They can also be driven by digital logic, general-purpose I/O, or an external mux. Do not leave D0-D4 floating-use $1 \mathrm{M} \Omega$ or less pull-ups if the inputs may float. D0-D4 can be changed while the SMPS is active, initiating a transition to a new output voltage level. If this mode of DAC control is used, connect $A / \bar{B}$ high. Change D0-D4 together, avoiding greater than $1 \mu \mathrm{~s}$ skew between bits. Otherwise, incorrect DAC readings may cause a partial transition to the wrong voltage level, followed by the intended transition to the correct voltage level, lengthening the overall transition time. The available DAC codes and resulting output voltages (Table 4) are compatible with Intel's mobile Pentium ${ }^{\circledR}$ III specification.

Pentium is a registered trademark of Intel Corp.

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

A/B Internal Mux
The MAX1717 contains an internal mux that can be used to select one of two programmed DAC codes and output voltages. The internal mux is controlled with the $A / \bar{B}$ pin, which selects between the A mode and the B mode. In the A mode, the voltage levels on D0-D4 select the output voltage according to Table 4. Do not leave D0-D4 floating; there are no internal pull-up resistors.
The B mode is programmed by external resistors in series with D0-D4, using a unique scheme that allows two sets of data bits using only one set of pins (Figure 7). When $A / \bar{B}$ goes low (or during power-up with $A / \bar{B}$ low), D0-D4 are tested to see if there is a large resistance in series with the pin. If the voltage level on the pin is a logic low, an internal switch connects the pin to an internal $40 \mathrm{k} \Omega$ pull-up for about $4 \mu$ s to see if the pin voltage can be forced high (Figure 8). If the pin voltage cannot be pulled to a logic high, the pin is considered low impedance and its B-mode logic state is low. If the pin can be pulled to a logic high, the impedance is considered high and so is the B-mode logic state. Similarly, if the voltage level on the pin is a logic high, an internal switch connects the pin to an internal $8 \mathrm{k} \Omega$ pull-down to see if the pin voltage can be forced low. If so, the pin is high-impedance and its B-mode logic state is high. Otherwise, its logic state is low.
A high pin impedance (and logic high) is $100 \mathrm{k} \Omega$ or greater, and a low impedance (and logic low) is $1 \mathrm{k} \Omega$ or less. The Electrical Characteristics guaranteed levels for these impedances are $95 \mathrm{k} \Omega$ and $1.05 \mathrm{k} \Omega$ to allow the use of standard $100 \mathrm{k} \Omega$ and $1 \mathrm{k} \Omega$ resistors with $5 \%$ tolerance.
If the output voltage codes are fixed at PC board design time, program both codes with a simple combination of pin-strap connections and series resistors (Figure 7). If the output voltage codes are chosen during PC board assembly, both codes can be independently programmed with resistors (Figure 9). This matrix of 10 resistor-footprints can be programmed to all possible A-mode and B-mode code combinations with only five resistors.
Often, one or more output-voltage codes are provided directly by the CPU's VID pins. If the CPU actively drives these pins, connect $A / \bar{B}$ high ( $A$ mode) and let the CPU determine the output voltages. If the B mode is needed for startup or other reasons, insert resistors in series with D0-D4 to program the B-mode voltage. Be sure that the VID pins are actively driven at all times.
If the CPU's VID pins float, the open-circuit pins can present a problem for the MAX1717's internal mux. The

Table 4. Output Voltage vs. DAC Codes

| D4 | D3 | D2 | D1 | D0 | VOUT (V) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 2.00 |
| 0 | 0 | 0 | 0 | 1 | 1.95 |
| 0 | 0 | 0 | 1 | 0 | 1.90 |
| 0 | 0 | 0 | 1 | 1 | 1.85 |
| 0 | 0 | 1 | 0 | 0 | 1.80 |
| 0 | 0 | 1 | 0 | 1 | 1.75 |
| 0 | 0 | 1 | 1 | 0 | 1.70 |
| 0 | 0 | 1 | 1 | 1 | 1.65 |
| 0 | 1 | 0 | 0 | 0 | 1.60 |
| 0 | 1 | 0 | 0 | 1 | 1.55 |
| 0 | 1 | 0 | 1 | 0 | 1.50 |
| 0 | 1 | 0 | 1 | 1 | 1.45 |
| 0 | 1 | 1 | 0 | 0 | 1.40 |
| 0 | 1 | 1 | 0 | 1 | 1.35 |
| 0 | 1 | 1 | 1 | 0 | 1.30 |
| 0 | 1 | 1 | 1 | 1 | No CPU |
| 1 | 0 | 0 | 0 | 0 | 1.275 |
| 1 | 0 | 0 | 0 | 1 | 1.250 |
| 1 | 0 | 0 | 1 | 0 | 1.225 |
| 1 | 0 | 0 | 1 | 1 | 1.200 |
| 1 | 0 | 1 | 0 | 0 | 1.175 |
| 1 | 0 | 1 | 0 | 1 | 1.150 |
| 1 | 0 | 1 | 1 | 0 | 1.125 |
| 1 | 0 | 1 | 1 | 1 | 1.100 |
| 1 | 1 | 0 | 0 | 0 | 1.075 |
| 1 | 1 | 0 | 0 | 1 | 1.050 |
| 1 | 1 | 0 | 1 | 0 | 1.025 |
| 1 | 1 | 0 | 1 | 1 | 1.000 |
| 1 | 1 | 1 | 0 | 0 | 0.975 |
| 1 | 1 | 1 | 0 | 1 | 0.950 |
| 1 | 1 | 1 | 1 | 0 | 0.925 |
| 1 | 1 | 1 | 1 | 1 | No CPU |

Note: In the no-CPU state, $D H$ and $D L$ are held low and the slew-rate controller is set for 0.9 V .
processor's VID pins can be used for the A-mode setting, together with suitable pull-up resistors. However, the B-mode VID code is set with resistors in series with D0-D4, and in order for the B-mode to work, any pins intended to be B-mode logic low must appear to be low impedance, at least for the $4 \mu \mathrm{~s}$ sampling interval.

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

This can be achieved in several ways, including the following two (Figure 10). By using low-impedance pull-up resistors with the CPU's VID pins, each pin provides the low impedance needed for the mux to correctly interpret the B-mode setting. Unfortunately, the low resistances cause several mA additional quiescent current for each of the CPU's grounded VID pins. This quiescent current can be avoided by taking advantage of the fact that D0-D4 need only appear low impedance briefly, not necessarily on a continuous DC basis. Highimpedance pull-ups can also be used if they are bypassed with a large enough capacitance to make them appear low impedance for the $4 \mu$ s sampling interval. As noted in Figure 10, 4.7nF capacitors allow the inputs to appear low impedance even though they are pulled up with $1 \mathrm{M} \Omega$ resistors.


Figure 7. Using the Internal Mux with Hard-Wired A-Mode and $B$-Mode DAC Codes


Figure 8. Internal Mux B-Mode Data Test and Latch

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 



Figure 9. Using the Internal Mux with Both VID Codes Resistor Programmed

Output Voltage Transition Timing
The MAX1717 is designed to perform output voltage transitions in a controlled manner, automatically minimizing input surge currents. This feature allows the circuit designer to achieve nearly ideal transitions, guaranteeing just-in-time arrival at the new output voltage level with the lowest possible peak currents for a given output capacitance. This makes the IC very suitable for CPUs featuring SpeedStep technology and other ICs that operate in two or more modes with different core voltage levels.
Intel's mobile Pentium III CPU with SpeedStep technology operates at two distinct clock frequencies and requires two distinct core voltages. When transitioning from one clock frequency to the other, the CPU first goes into a low-power state, then the output voltage and clock frequency are changed. The change must be accomplished in $100 \mu$ s or the system may halt.
At the beginning of an output voltage transition, the MAX1717 brings the VGATE output low, indicating that a transition is beginning. VGATE remains low during the transition and goes high when the slew-rate controller has set the internal DAC to the final value and one
additional slew-rate clock period has passed. The slewrate clock frequency (set by resistor RTIME) must be set fast enough to ensure that VGATE goes high within the allowed $100 \mu$ s. Alternatively, the slew-rate clock can be set faster than necessary and VGATE's rising edge can be detected so that normal system operation can resume even earlier.
The output voltage transition is performed in 25 mV steps, preceded by a $4 \mu$ s delay and followed by one additional clock period after which VGATE goes high if the output voltage is in regulation. The total time for a transition depends on RTIME, the voltage difference, and the accuracy of the MAX1717's slew-rate clock, and is not dependent on the total output capacitance. The greater the output capacitance, the higher the surge current required for the transition. The MAX1717 will automatically control the current to the minimum level required to complete the transition in the calculated time, as long as the surge current is less than the current limit set by ILIM.

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 



Figure 10. Using the Internal Mux with CPU Driving the A-Mode VID Code

The transition time is given by:

$$
\leq 4 \mu \mathrm{~S}+\left[\frac{1}{\mathrm{f}_{\mathrm{SLEW}}}\left(1+\frac{\mathrm{V}_{\mathrm{OLD}}-\mathrm{V}_{\text {NEW }}}{25 \mathrm{mV}}\right)\right]
$$

where $f_{\text {SLEW }}=150 \mathrm{kHz} \times 120 \mathrm{k} \Omega /$ RTIME, VoLD is the original output voltage, and $\mathrm{V}_{\text {NEW }}$ is the new output voltage. See Time Frequency Accuracy in the Electrical Characteristics for fslew accuracy.
The practical range of RTime is $47 \mathrm{k} \Omega$ to $470 \mathrm{k} \Omega$, corresponding to $2.6 \mu \mathrm{~s}$ to $26 \mu \mathrm{~s}$ per 25 mV step. Although the DAC takes discrete 25 mV steps, the output filter makes the transitions relatively smooth. The average inductor current required to make an output voltage transition is:

$$
\mathrm{IL} \cong \text { COUT } \times 25 \mathrm{mV} \times \mathrm{f}_{\mathrm{SLEW}}
$$

## Output Overvoltage Protection

The overvoltage protection (OVP) circuit is designed to protect against a shorted high-side MOSFET by drawing high current and blowing the battery fuse. The output voltage is continuously monitored for overvoltage. If the output is more than 2.25 V , OVP is triggered and the circuit shuts down. The DL low-side gate-driver output
is then latched high until SKP/ $\overline{\operatorname{SDN}}$ is toggled or $V_{C C}$ power is cycled below 1 V . This action turns on the syn-chronous-rectifier MOSFET with $100 \%$ duty and, in turn, rapidly discharges the output filter capacitor and forces the output to ground. If the condition that caused the overvoltage (such as a shorted high-side MOSFET) persists, the battery fuse will blow. DL is also kept high continuously when Vcc UVLO is active, as well as in shutdown mode (Table 5).
Overvoltage protection can be defeated through the NO FAULT test mode (see the NO FAULT Test Mode section).

Output Undervoltage Shutdown
The output UVP function is similar to foldback current limiting, but employs a timer rather than a variable current limit. If the MAX1717 output voltage is under $70 \%$ of the nominal value, the PWM is latched off and won't restart until VCC power is cycled or SKP/SDN is toggled. To allow startup, UVP is ignored during the undervoltage fault-blanking time (the first 256 cycles of the slew rate after startup).
UVP can be defeated through the NO FAULT test mode (see the NO FAULT Test Mode section).

# Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs 

Table 5. Operating Mode Truth Table

| SKP/SDN | DL | MODE | COMMENT |
| :---: | :---: | :---: | :--- |
| GND | High | Shutdown | Low-power shutdown state. DL is forced to VDD, enforcing <br> OVP. ICC + IDD $=2 \mu \mathrm{~A}$ (typ). |
| 12 V to 15V | Switching | No Fault | Test mode with faults disabled and fault latches cleared, includ- <br> ing thermal shutdown. Otherwise, normal operation, with auto- <br> matic PWM/PFM switchover for pulse-skipping at light loads. |
| Float | Switching | Run (PWM, low noise) | Low-noise operation with no automatic switchover. Fixed- <br> frequency PWM action is forced regardless of load. Inductor <br> current reverses at light load levels. |
| VCC | Switching | Run (PFM/PWM, <br> normal operation) | Normal operation with automatic PWM/PFM switchover for <br> pulse-skipping at light loads. |
| VCC or Float | High | Fault | Fault latch has been set by OVP, UVP, or thermal shutdown. <br> Device will remain in FAULT mode until VCC power is cycled or <br> SKP/SDN is forced low. |

## NO FAULT Test Mode

The over/undervoltage protection features can complicate the process of debugging prototype breadboards since there are (at most) a few milliseconds in which to determine what went wrong. Therefore, a test mode is provided to disable totally the OVP, UVP, and thermal shutdown features, and clear the fault latch if it has been set. The PWM operates as if SKP/SDN were high (SKIP mode). The NO FAULT test mode is entered by forcing 12 V to 15 V on SKP/SDN.

## Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

1) Input Voltage Range. The maximum value ( $\operatorname{VIN(MAX))}$ must accommodate the worst-case high AC adapter voltage. The minimum value (VIN(MIN)) must account for the lowest battery voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
2) Maximum Load Current. There are two values to consider. The peak load current (ILOAD(MAX)) determines the instantaneous component stresses and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal stresses and thus drives the selection of input capacitors,

MOSFETs, and other critical heat-contributing components. Modern notebook CPUs generally exhibit $\operatorname{ILOAD}=\operatorname{ILOAD}(M A X) \times 80 \%$.
3) Switching Frequency. This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and $\mathrm{V}^{\operatorname{IN}} 2$. The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
4) Inductor Operating Point. This choice provides tradeoffs between size vs. efficiency. Low inductor values cause large ripple currents, resulting in the smallest size, but poor efficiency and high output noise. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit.
The MAX1717's pulse-skipping algorithm initiates skip mode at the critical conduction point. So, the inductor operating point also determines the loadcurrent value at which PFM/PWM switchover occurs. The optimum point is usually found between $20 \%$ and $50 \%$ ripple current.
5) The inductor ripple current also impacts transientresponse performance, especially at low VIN - Vout differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step.

## Dynamically Adjustable, Synchronous Step-Down Controller for Notebook CPUs

The amount of output sag is also a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time:

$$
V_{S A G}=\frac{\left(I_{\text {LOAD1 }}-I_{\text {LOAD2 }}\right)^{2} \times L\left(\frac{V_{\text {OUT }}}{V_{\text {IN }}}+t_{\text {OFF(MIN) }}\right)}{2 \times C_{\text {OUT }} \times V_{\text {OUT }}\left[K\left(\frac{V_{\text {IN }}-V_{\text {OUT }}}{V_{\text {IN }}}\right)-t_{\text {OFF(MIN })}\right]}
$$

where $\operatorname{tOFF}(\mathrm{MIN})$ is the minimum off-time (see Electrical Characteristics) and K is from Table 3.

Inductor Selection
The switching frequency and operating point (\% ripple or LIR) determine the inductor value as follows:

$$
L=\frac{V_{\text {OUT }}\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N} \times f_{S W} \times \operatorname{LIR} \times I_{\text {LOAD(MAX }}}
$$

Example: $\operatorname{ILOAD}(\mathrm{MAX})=14 \mathrm{~A}, \mathrm{~V}$ IN $=7 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.6 \mathrm{~V}$, $\mathrm{f}_{\mathrm{sw}}=300 \mathrm{kHz}, 30 \%$ ripple current or LIR $=0.30$.

$$
\mathrm{L}=\frac{1.6 \mathrm{~V}(7 \mathrm{~V}-1.6 \mathrm{~V})}{7 \mathrm{~V} \times 300 \mathrm{kHz} \times 0.30 \times 14 \mathrm{~A}}=0.98 \mu \mathrm{H}
$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200 kHz . The core must be large enough not to saturate at the peak inductor current (IPEAK).

$$
\text { IPEAK = ILOAD(MAX) }+(\text { LIR / 2) ILOAD(MAX) }
$$

## Setting the Current Limit

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at ILOAD(MAX) minus half of the ripple current; therefore:

$$
\operatorname{ILIMIT(LOW)}>\operatorname{ILOAD}(M A X)-(L I R / 2) \operatorname{ILOAD}(M A X)
$$

where $\operatorname{ILIMIT}($ LOW ) equals the minimum current-limit threshold voltage divided by the RDS(ON) of Q2. For the MAX1717, the minimum current-limit threshold ( 100 mV default setting) is 90 mV . Use the worst-case maximum value for $\operatorname{RDS}(O N)$ from the MOSFET Q2 data sheet, and add some margin for the rise in $\operatorname{RDS}(O N)$ with tempera-
ture. A good general rule is to allow $0.5 \%$ additional resistance for each ${ }^{\circ} \mathrm{C}$ of temperature rise.
Examining the Figure 1 example with a $Q_{2}$ maximum $\operatorname{RDS}(\mathrm{ON})=5.5 \mathrm{~m} \Omega$ at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ and $7.5 \mathrm{~m} \Omega$ at $\mathrm{T}_{J}=$ $+100^{\circ} \mathrm{C}$ reveals the following:

$$
\operatorname{ILIMIT}(\mathrm{LOW})=90 \mathrm{mV} / 7.5 \mathrm{~m} \Omega=11.9 \mathrm{~A}
$$

and the required valley current limit is:

$$
\operatorname{ILIMIT}(\text { LOW })>14 \mathrm{~A}-(0.3012) 14 \mathrm{~A}=11.9 \mathrm{~A}
$$

Therefore, the circuit can deliver the full-rated 14A using the default ILIM threshold.

When delivering 14A of output current, the worst-case power dissipation of Q2 is 1.48 W . With a thermal resistance of $60^{\circ} \mathrm{C} / \mathrm{W}$ and each MOSFET dissipating 0.74 W , the temperature rise of the MOSFETs is $60^{\circ} \mathrm{C} / \mathrm{W} \times$ $0.74 \mathrm{~W}=44.5^{\circ} \mathrm{C}$, and the maximum ambient temperature is $+100^{\circ} \mathrm{C}-44.5^{\circ} \mathrm{C}=+55.5^{\circ} \mathrm{C}$. To operate at a higher ambient temperature, choose lower RDS(ON) MOSFETs or reduce the thermal resistance. You could also raise the current-limit threshold, allowing operation with a higher MOSFET junction temperature.
Connect ILIM to VCC for a default 100mV current-limit threshold. For an adjustable threshold, connect a resistor divider from REF to GND, with ILIM connected to the center tap. The external adjustment range of 0.5 V to 3 V corresponds to a current-limit threshold of 50 mV to 300 mV . When adjusting the current limit, use $1 \%$ tolerance resistors and a $10 \mu \mathrm{~A}$ divider current to prevent a significant increase of errors in the current-limit tolerance.

## Output Capacitor Selection

The output filter capacitor must have low enough effective series resistance (ESR) to meet output ripple and loadtransient requirements, yet have high enough ESR to satisfy stability requirements. Also, the capacitance value must be high enough to absorb the inductor energy going from a full-load to no-load condition without tripping the OVP circuit.
In CPU VCORE converters and other applications where the output is subject to violent load transients, the output capacitor's size typically depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$
\text { RESR } \leq \mathrm{V}_{\text {STEP }} / \operatorname{ILOAD(MAX)}
$$

The actual microfarad capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology.

