imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



19-4443; Rev 0; 2/09 EVALUATION KIT AVAILABLE

external components.

output (VRHOT).

AMD 2-/3-Output Mobile Serial VID Controller

General Description

The MAX17480 is a triple-output, step-down, fixed-

frequency controller for AMD's serial VID interface (SVI)

CPU and northbridge (NB) core supplies. The MAX17480

consists of two high-current SMPSs for the CPU cores

and one 4A internal switch SMPS for the NB core. The

two CPU core SMPSs run 180° out-of-phase for true

interleaved operation, minimizing input capacitance. The 4A internal switch SMPS runs at twice the switching

frequency of the core SMPS, reducing the size of the

The MAX17480 is fully AMD SVI compliant. Output volt-

ages are dynamically changed through a 2-wire SVI,

allowing the SMPSs to be individually programmed to

different voltages. A slew-rate controller allows con-

trolled transitions between VID codes and controlled

soft-start. SVI also allows each SMPS to be individually

Transient phase repeat improves the response of the

fixed-frequency architecture, reducing the total output capacitance for the CPU core. A thermistor-based tem-

perature sensor provides a programmable thermal-fault

The MAX17480 includes output overvoltage protection

(OVP), undervoltage protection (UVP), and thermal pro-

tection. When any of these protection features detect a fault, the controller shuts down. True differential current

sensing improves current limit and load-line accuracy.

The MAX17480 has an adjustable switching frequency,

allowing 100kHz to 600kHz operation per core SMPS,

Voltage-Positioned, Step-Down Converters

Applications

set into a low-power pulse-skipping state.

and twice that for the NB SMPS.

Features

 Dual-Output Fixed-Frequency Core Supply Controller

Split or Combinable Outputs Detected at Power-Up

Dynamic Phase Selection Optimizes Active/Sleep Efficiency

Transient Phase Repeat Reduces Output Capacitance

True Out-of-Phase Operation Reduces Input Capacitance

Programmable AC and DC Droop

Accurate Current Balance and Current Limit Integrated Drivers for Large Synchronous-Rectifier MOSFETs

Programmable 100kHz to 600kHz Switching Frequency

4V to 26V Battery Input Voltage Range

4A Internal Switch Northbridge SMPS 2.7V to 5.5V Input Voltage Range 2x Programmable Switching Frequency 75mΩ/40mΩ Power Switches

- ♦ ±0.5% V_{OUT} Accuracy over Line, Load, and Temperature
- AMD SVI-Compliant Serial Interface with Switchable Address
- ♦ 7-Bit On-Board DAC: 0 to +1.550V Output Adjust Range
- Integrated Boost Switches
- Adjustable Slew-Rate Control
- Power-Good (PWRGD) and Thermal-Fault (VRHOT) Outputs
- System Power-OK (PGD_IN) Input
- Overvoltage, Undervoltage, and Thermal-Fault Protection
- Voltage Soft-Startup and Passive Shutdown
- ♦ < 1µA Typical Shutdown Current</p>

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX17480GTL+	-40°C to +105°C	40 TQFN-EP*
+Denotes a lead(Pb)-free/RoHS-compliant	package.

+Denotes a lead(PD)-tree/HoHS-compliant package. *EP = Exposed pad.

Pin Configuration appears at end of data sheet.

Mobile AMD SVI Core Supplies

Multiphase CPU Core Supplies

Notebook/Desktop Computers

_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

(Note 1)

VDD, VIN3, VCC, VDDIO to AGND	-0.3V to +6V
SHDN to AGND	0.3V to +6V
GNDS1, GNDS2, THRM, VRHOT to AGND.	0.3V to +6V
CSP_, CSN_, ILIM12 to AGND	0.3V to +6V
SVC, SVD, PGD_IN to AGND	0.3V to +6V
FBDC_, FBAC_, OUT3 to AGND	0.3V to +6V
OSC, TIME, OPTION, ILIM3 to AGND	0.3V to (V _{CC} + $0.3V$)
BST1, BST2 to AGND	0.3V to +36V
BST1, BST2 to V _{DD}	0.3V to +30V
BST3 to AGND(VDD -	0.3V) to $(V_{LX3} + 6V)$
LX1 to BST1	6V to +0.3V
LX3 RMS Current (Note 2)	±4A

LX2 to BST2	6V to +0.3V
LX3 to PGND (Note 2)	0.6V to +6V
DH1 to LX1	-0.3V to (V _{BST1} + 0.3V)
DH2 to LX2	-0.3V to (V _{BST2} + 0.3V)
DL1 to PGND	0.3V to $(V_{DD} + 0.3V)$
DL2 to PGND	0.3V to $(V_{DD} + 0.3V)$
Continuous Power Dissipation ($T_A = +70^\circ$	°C)
40-Pin TQFN (derate 22.2mW/°C abov	e +70°C)1778mW
Operating Temperature Range	40°C to +105°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Absolute Maximum Ratings measured with 20MHz scope bandwidth.

Note 2: LX3 has clamp diodes to PGND and IN3. If continuous current is applied through these diodes, thermal limits must be observed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, **T_A = 0°C to +85°C**, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLIES		•				
	V _{IN}	Drain of external high-side MOSFET	4		26	
Input Voltage Bange	VBIAS	V _{CC} , V _{DD}	4.5		5.5	
input voltage nange	V _{IN3}		2.7		5.5	
	Vddio		1.0		2.7	
V _{CC} Undervoltage-Lockout Threshold	Vuvlo	V _{CC} rising, 50mV typical hysteresis, latched, UV fault	4.10	4.25	4.45	V
V _{CC} Power-On Reset Threshold		Falling edge, typical hysteresis = $1.1V$, faults cleared and DL_ forced high when V _{CC} falls below this level		1.8		V
V _{DDIO} Undervoltage-Lockout Threshold		V _{DDIO} rising, 100mV typical hysteresis, latched, UV fault	0.7	0.8	0.9	V
V _{IN3} Undervoltage-Lockout Threshold		V _{IN3} rising, 100mV typical hysteresis	2.5	2.6	2.7	V
Quiescent Supply Current (V _{CC})	ICC	Skip mode, FBDC_ and OUT3 forced above their regulation points		5	10	mA
Quiescent Supply Currents (V _{DD})	IDD	Skip mode, FBDC_ and OUT3 forced above their regulation points, $T_A = +25^{\circ}C$		0.01	1	μA
Quiescent Supply Current (VDDIO)	IDDIO			10	25	μA
Quiescent Supply Current (IN3)	I _{IN3}	Skip mode, OUT3 forced above its regulation point		50	200	μA
Shutdown Supply Current (V _{CC})		$\overline{\text{SHDN}} = \text{GND}, T_{\text{A}} = +25^{\circ}\text{C}$		0.01	1	μΑ

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL		CONDI	TIONS	MIN	ТҮР	MAX	UNITS
Shutdown Supply Currents (V _{DD})		SHDN = G	ND, TA = +	25°C		0.01	1	μA
Shutdown Supply Current (V _{DDIO})		SHDN = G	$ND, T_A = +$	25°C		0.01	1	μA
Shutdown Supply Current (IN3)		SHDN = G	$iND, T_A = +$	25°C		0.01	1	μA
INTERNAL DACs, SLEW RATE, F	PHASE SHIF	T						
		Measured for the cor	at FBDC_ e SMPSs; at OUT3	DAC codes from 0.8375V to 1.5500V	-0.5		+0.5	%
DC Output Voltage Accuracy (Note 1)	Vout	for the NB 30% duty	SMPS; cycle, no	DAC codes from 0.5000V to 0.8250V	-5		+5	m)/
		$V_{OUT3} = V$ 12.5mV (N	3 = V _{CC} , DAC3 + lote 3)	DAC codes from 12.5mV to 0.4875V	-10		+10	
OUT3 Offset						12.5		mV
SMPS1 to SMPS2 Phase Shift		SMPS2 sta	arts after SM	PS1		50		%
						180		Degrees
SMPS3 to SMPS1 and SMPS2 Phase Shift		SMPS3 starts after SMPS1 or SMPS2			25		%	
		During	R _{TIME} = 14	$3k\Omega$, SR = 6.25mV/µs	-10		+10	
Slew-Rate Accuracy		transition	$R_{TIME} = 3$ SR = 25m	5.7k Ω to 357k Ω , //µs to 2.5mV/µs	-15		+15	%
		Startup				1		mV/µs
FBAC_ Input Bias Current	IFBAC_	CSP_ = CS	SN_, TA = +	25°C	-3		+3	μA
FBDC_ Input Bias Current	IFBDC_	$T_A = +25^{\circ}$	C		-250		+250	nA
	fosot	R _{OSC} = 1 nominal, f	43 k Ω (f _{OSC1} OSC3 = 600	= f _{OSC2} = 300kHz kHz nominal)	-7		+7	
Switching Frequency Accuracy	fosca, fosca	$R_{OSC} = 7$ nominal, f 432k Ω (f _O f _{OSC3} = 19	1.4k Ω (f _{OSC} OSC3 = 1.2N SC1 = fOSC2 99kHz nomi	1 = f _{OSC2} = 600kHz /Hz nominal) to 2 = 99kHz nominal, nal)	-9		+9	%
SMPS1 AND SMPS2 CONTROLL	ERS							
DC Load Regulation		Either SMF zero to ful	PS, PWM mo I load	de, droop disabled;		-0.1		%
Line Regulation Error		Either SMF	PS, 4V < V _{IN}	< 26V		0.03		%/V
GNDS_ Input Range	VGNDS_	Separate r	node		-200		+200	mV
GNDS_Gain	AGNDS_	Separate: ∆ ≤ +200mV -200mV ≤ V	$V_{OUT}/\Delta V_{GN}$; combined: 2 (GNDS_ $\leq +20$	DS_, -200mV ≤ V _{GND} S_ VOUT/∆V _{GNDS_} ,)0mV	0.95	1.00	1.05	V/V
GNDS_ Input Bias Current	IGNDS_	$T_{A} = +25^{\circ}$	C		-2		+2	μA

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Combined-Mode Detection Threshold		GNDS1, GNDS2, detection after REFOK, latched, cleared by cycling SHDN	0.7	0.8	0.9	V
Maximum Duty Factor	D _{MAX}		90	92		%
Minimum On-Time	tonmin				150	ns
SMPS1 AND SMPS2 CURRENT	LIMIT					
Current-Limit Threshold Tolerance	VLIMIT	$\label{eq:VCSPVCSN_} \begin{array}{l} V_{\text{CSP}} - V_{\text{CSN}} = 0.052 \; x \; (V_{\text{REF}} - V_{\text{ILIM}}), \\ (V_{\text{REF}} - V_{\text{ILM}}) = 0.2 V \; to \; 1.0 V \end{array}$	-3		+3	mV
Zero-Crossing Threshold	VZX	V _{GND} V _{LX} _, skip mode		1		mV
Idle Mode™ Threshold	VIMIN	V _{CSP} V _{CSN} _, skip mode, 0.15 x V _{LIMIT}	-2		+2	mV
CS_ Input Leakage Current		CSP_ and CSN_, $T_A = +25^{\circ}C$	-0.2		+0.2	μA
CS_Common-Mode Input Range		CSP_ and CSN_	0		2	V
SMPS1 AND SMPS2 DROOP, CL	JRRENT BAL	ANCE, AND TRANSIENT RESPONSE				
AC Droop and Current Balance Amplifier Transconductance	G _{m(FBAC_)}	$ \Delta I_{FBAC} / (\Delta V_{CS}), V_{FBAC} = V_{CSN} = 1.2V, V_{CSP} - V_{CSN} = 0 to +40mV $	1.94	2.00	2.06	mS
AC Droop and Current Balance Amplifier Offset		IFBAC_/Gm(FBAC_)	-1.5		+1.5	mV
No-Load Positive Offset		OPTION = 2V or GND		+12.5		mV
Transient Detection Threshold		Measured at FBDC_ with respect to steady-state FBDC_ regulation voltage, 10mV hysteresis (typ)	-47	-41	-33	mV
SMPS3 INTERNAL 4A STEP-DO		TER	•			
OUT3 Load Regulation	R _{DROOP3}		4	5.5	7	mV/A
OUT3 Line Regulation		0 to 100% duty cycle		5		mV
OUT3 Input Current	IOUT3	$T_A = +25^{\circ}C$	-100	-5	+100	nA
LX3 Leakage Current	I _{LX3}	$\overline{SHDN} = GND, V_{LX3} = GND \text{ or } 5.5V,$ $V_{IN3} = 5.5V, T_A = +25^{\circ}C$	-20		+20	μA
	RON(NH3)	High-side n-channel		75	150	m 0
	RON(NL3)	Low-side n-channel		40	75	11122
LV2 Dook Current Limit		$ILIM3 = V_{CC}$	4.75	5.25	6	^
	I ILX3PK	ILIM3 = GND	3.75	4.25	5	A
LX3 Idle-Mode Trip Level	ILX3MIN	Percentage of I _{LX3PK}		25		%
LX3 Zero-Crossing Trip Level	I _{ZX3}	Skip mode		20		mA
Maximum Duty Factor	DMAX		84	87		%
Minimum On-Time	tonmin				150	ns

Idle Mode is a trademark of Maxim Integrated Products, Inc.

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	ТҮР	МАХ	UNITS
FAULT DETECTION							
			PWM mode	250	300	350	mV
Output Overvoltage Trip Threshold	Vovp_	Measured at FBDC_, rising	Skip mode and output has not reached the regulation voltage	1.80	1.85	1.90	V
		euge	Minimum OVP threshold		0.8		
Output Overvoltage Fault Propagation Delay (SMPS1 and SMPS2 Only)	tovp	FBDC_ forced 25m	V above trip threshold		10		μs
Output Undervoltage Protection Trip Threshold	V _{UVP}	Measured at FBDC to unloaded output	_ or OUT3 with respect voltage	-450	-400	-350	mV
Output Undervoltage Fault Propagation Delay	tuvp	FBDC_ forced 25m	V below trip threshold		10		μs
		Measured at FBDC_ or OUT3 with respect to	Lower threshold, falling edge (undervoltage)	-350	-300	-250	m\/
rwhad mieshola		unloaded output voltage,15mV hysteresis (typ)	Upper threshold, rising edge (overvoltage)	+150	+200	+250	ΠV
PWRGD Propagation Delay	tpwrgd	FBDC_ or OUT3 for PWRGD trip thresho	FBDC_ or OUT3 forced 25mV outside the PWRGD trip thresholds				μs
PWRGD, Output Low Voltage		I _{SINK} = 4mA				0.4	V
PWRGD Leakage Current	IPWRGD	High state, PWRGE T _A = +25°C) forced to 5.5V,			1	μA
PWRGD Startup Delay and Transition Blanking Time	t _{BLANK}	Measured from the OUT3 reach the tar	time when FBDC_ and get voltage		20		μs
VRHOT Trip Threshold		Measured at THRN falling edge, 115m	1, with respect to V _{CC} , V hysteresis (typ)	29.5	30	30.5	%
VRHOT Delay	t <u>vrhot</u>	THRM forced 25m threshold, falling e	/ below the VRHOT trip dge		10		μs
VRHOT, Output Low Voltage		I _{SINK} = 4mA				0.4	V
VRHOT Leakage Current		High state, VRHOT	forced to 5V, $T_A = +25^{\circ}C$			1	μA
THRM Input Leakage		$T_A = +25^{\circ}C$		-100		+100	nA
Thermal-Shutdown Threshold	TSHDN	Hysteresis = 15°C			+160		°C
GATE DRIVERS		1	1				
DH Gate-Driver On-Resistance		BST LX_ forced	High state (pullup)		0.9	2.5	0
		to 5V (Note 4)	Low state (pulldown)		0.7	2.5	
DL_ Gate-Driver On-Resistance	RON(DL)	DL_, high state			0.7	2.0	Ω
		DL_, low state			0.25	0.6	



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DH_Gate-Driver Source/Sink Current	I _{DH_}	DH_ forced to 2.5V, BST LX_ forced to 5V		2.2		А
DL_Gate-Driver Source Current	I _{DL}	DL_ forced to 2.5V		2.7		A
DL_ Gate-Driver Sink Current	IDL_ (SINK)	DL_ forced to 2.5V		8		A
Deed Time	tDH_DL	DH_ low to DL_ high	9	20	35	
Dead Time	tDL_DH	DL_ low to DH_ high	9	20	35	ns
Internal BST1, BST2 Switch R _{ON}		BST1, BST2 to V_{DD} , $I_{BST1} = I_{BST2} = 10mA$		10	20	Ω
Internal BST3 Switch RON		BST3 to V _{DD} , I _{BST3} = 10mA		10	20	Ω
2-WIRE I ² C BUS LOGIC INTERFA	CE					
SVI Logic-Input Current		SVC, SVD, $T_A = +25^{\circ}C$	-1		+1	μA
SVI Logic-Input Threshold		SVC, SVD, rising edge, hysteresis 0.14 x V _{DDIO} (V)	0.3 x V _{DDIO}		0.7 x V _{DDIO}	V
SVC Clock Frequency	fsvc				3.4	MHz
START Condition Hold Time	thd;sta		160			ns
Repeated START Condition Setup Time	tsu;sta		160			ns
STOP Condition Setup Time	tsu:sto		160			ns
Data Hold	thd;dat	A master device must internally provide a hold time of at least 300ns for the SVD signal (referred to the V _{IHMIN} of SVC signal) to bridge the undefined region of SVC's falling edge			70	ns
Data Setup Time	tsu;dat		10			ns
SVC Low Period	tLOW		160			ns
SVC High Period	thigh	Measured from 10% to 90% of V_{DDIO}	60			ns
SVC/SVD Rise and Fall Time	t _R , t _F	Input filters on SVD and SVC suppress noise spike less than 50ns			40	ns
Pulse Width of Spike Suppression				20		ns
INPUTS AND OUTPUTS		·	•			
		$\overline{\text{SHDN}}$, PGD_IN, T _A = +25°C	-1		+1	μA
		ILIM3, OPTION, $T_A = +25^{\circ}C$	-200		+200	nA
Logic-Input Levels		SHDN, rising edge, hysteresis = 225mV	0.8		2.0	V
		High, OPTION, ILIM3	V _{CC} - 0.4			
Input Logic Levels		3.3V, OPTION	2.75		3.85	V
		2V, OPTION	1.65		2.35	
		Low, OPTION, ILIM3			0.4	
PGD_IN Logic-Input Threshold		PGD_IN, rising edge, hysteresis = 65mV	0.3 x V _{DDIO}		0.7 x V _{DDIO}	V

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	CONE	ITIONS	MIN	ТҮР	MAX	UNITS
INPUT SUPPLIES							
	VIN	Drain of external high	n-side MOSFET	4		26	
Input Voltago Pango	VBIAS	V _{CC} , V _{DD}		4.5		5.5	
PARAMETERINPUT SUPPLIESInput Voltage RangeV _{CC} Undervoltage-Lockout ThresholdV _{DDIO} Undervoltage-Lockout ThresholdVIN3 Undervoltage-Lockout ThresholdQuiescent Supply Current (V _{CC}) Quiescent Supply Current (IN3)INTERNAL DACs, SLEW RATE DC Output Voltage AccuracySlew-Rate AccuracySwitching Frequency Accuracy	V _{IN3}			2.7		5.5	
	V _{DDIO}			1.0		2.7	
V _{CC} Undervoltage-Lockout Threshold	VUVLO	V _{CC} rising, 50mV typ latched, UV fault	ical hysteresis,	4.10		4.45	V
V _{DDIO} Undervoltage-Lockout Threshold		V _{DDIO} rising, 100mV latched, UV fault	typical hysteresis,	0.7		0.9	V
V _{IN3} Undervoltage-Lockout Threshold		V _{IN3} rising, 100mV ty	pical hysteresis	2.5		2.7	V
Quiescent Supply Current (V _{CC})	ICC	Skip mode, FBDC_ a above their regulatio	nd OUT3 forced n points			10	mA
Quiescent Supply Current	IDDIO					25	μA
Quiescent Supply Current (IN3)	I _{IN3}	Skip mode, OUT3 for regulation point	ced above its			200	μA
INTERNAL DACs, SLEW RATE, I	PHASE SHIF	T					•
		Measured at FBDC_ for the core SMPSs;	DAC codes from 0.8375V to 1.5500V	-0.7		+0.7	%
DC Output Voltage Accuracy	Vout	for the NB SMPS; 30% duty cycle,	DAC codes from 0.5000V to 0.8250V	-7.5		+7.5	/
		$V_{CC}, V_{OUT3} = V_{DAC3}$ + 12.5mV (Note 3)	DAC codes from 12.5mV to 0.4875V	-15		+15	
			$\begin{array}{l} R_{TIME} = 143 \mathrm{k}\Omega, \\ SR = 6.25 \mathrm{mV}/\mathrm{\mu s} \end{array}$	-10		+10	
Slew-Rate Accuracy		During transition	$\begin{array}{l} R_{TIME} = 35.7 k \Omega \ to \\ 357 k \Omega, \ SR = \\ 25 mV / \mu s \ to \ 2.5 mV / \mu s \end{array}$	-15		+15	%
	food	$R_{OSC} = 143k\Omega$ (f _{OSC} nominal, f _{OSC3} = 600	1 = f _{OSC2} = 300kHz 0kHz nominal)	-9		+9	
Switching Frequency Accuracy	fosc2, fosc3	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$C_1 = f_{OSC2} = 600 \text{kHz}$ MHz nominal) to $C_2 = 99 \text{kHz nominal},$ minal)	-12		+12	%

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS				
SMPS1 AND SMPS2 CONTROLLERS										
GNDS_Input Range	VGNDS_	Separate mode	-200		+200	mV				
GNDS_ Gain	AGNDS_	Separate: $\Delta V_{OUT} / \Delta V_{GNDS}$, -200mV \leq V _{GNDS} \leq +200mV; combined; $\Delta V_{OUT} / \Delta V_{GNDS}$, -200mV \leq V _{GNDS} \leq +200mV	0.95		1.05	V/V				
Combined-Mode Detection Threshold		GNDS1, GNDS2, detection after REFOK, latched, cleared by cycling SHDN	0.7		0.9	V				
Maximum Duty Factor	D _{MAX}		90			%				
Minimum On-Time	tonmin				150	ns				
SMPS1 AND SMPS2 CURRENT I	IMIT									
Current-Limit Threshold Tolerance	VLIMIT	$\label{eq:VCSPVCSN_} \begin{split} &V_{CSP_} - V_{CSN_} = 0.052 \ x \ (V_{REF} - V_{ILIM}), \\ &(V_{REF} - V_{ILM}) = 0.2V \ to \ 1.0V \end{split}$	-3		+3	mV				
Idle-Mode Threshold Tolerance	Vimin	V _{CSP} - V _{CSN} , skip mode, 0.15 x V _{LIMIT}	-2		+2	mV				
CS_Common-Mode Input Range		CSP_ and CSN_	0		2	V				
SMPS1 AND SMPS2 DROOP, CU	IRRENT BAL	ANCE, AND TRANSIENT RESPONSE								
AC Droop and Current Balance Amplifier Transconductance	G _{m(FBAC_)}	Δ IFBAC_/(Δ VCS_), VFBAC_ = VCSN_ = 1.2V, VCSP VCSN_ = 0 to +40mV	1.94		2.06	mS				
AC Droop and Current Balance Amplifier Offset		IFBAC_/Gm(FBAC_)	-1.5		+2.0	mV				
Transient Detection Threshold		Measured at FBDC_ with respect to steady-state FBDC_ regulation voltage, 10mV hysteresis (typ)	-47		-33	mV				
SMPS3 INTERNAL 4A STEP-DOV	VN CONVER	TER								
OUT3 Load Regulation	R _{DROOP3}		4		7	mV/A				
	RON(NH3)	High-side n-channel			150	mO				
	RON(NL3)	Low-side n-channel			75	11122				
LX3 Peak Current Limit	I _{LX3PK}	ILIM3 = V _{CC} , skip mode	4.75		6	А				
Maximum Duty Factor	DMAX		84			%				
Minimum On-Time	tonmin				150	ns				

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	МАХ	UNITS
FAULT DETECTION	•						
			PWM mode	250		350	mV
Output Overvoltage Trip Threshold (SMPS1 and SMPS2 Only)	Vovp_	Measured at FBDC_, rising edge	Skip mode and output have not reached the regulation voltage	1.80		1.90	V
Output Undervoltage Protection Trip Threshold	Vuvp	Measured at FBDC_ (to unloaded output vo	or OUT3 with respect	-450		-350	mV
PWBGD Threshold		Measured at FBDC_ or OUT3 with respect	Lower threshold, falling edge (undervoltage)	-350		-250	mV
PWHGD Inresnoid		voltage, 15mV hysteresis (typ)	Upper threshold, rising edge (overvoltage)	+150		+250	
PWRGD, Output Low Voltage		$I_{SINK} = 4mA$				0.4	V
VRHOT Trip Threshold		Measured at THRM, with respect to V_{CC} , falling edge, 115mV hysteresis (typ)		29.5		30.5	%
VRHOT, Output Low Voltage		I _{SINK} = 4mA	I _{SINK} = 4mA			0.4	V
GATE DRIVERS							
DH Gate-Driver On-Besistance		BST LX_ forced to 5V (Note 4)	High state (pullup)			2.5 2.5	0
			Low state (pulldown)				
DL Gate-Driver On-Resistance		DL_, high state				2.0	Ω
		DL_, low state				0.6	
Dead Time	tDH_DL	DH_ low to DL_ high		9		35	ns
	tDL_DH	DL_ low to DH_ high		9		35	
Internal BST1, BST2 Switch R _{ON}		BST1, BST2 to V _{DD} , I _E	$_{3ST1} = I_{BST2} = 10 \text{mA}$			20	Ω
Internal BST3 Switch R _{ON}		BST3 to V _{DD} , I _{BST3} =	10mA			20	Ω
2-WIRE I ² C BUS LOGIC INTERFA	CE	1					
SVI Logic-Input Threshold		SVC, SVD, rising edge VDDIO(V)	e, hysteresis = 0.14 x	0.3 x V _{DDIO}		0.7 x V _{DDIO}	V
SVC Clock Frequency	fsvc					3.4	MHz
START Condition Hold Time	tsu;sta			160			ns
Repeated START Condition Setup Time	tsu;sta			160			ns
STOP Condition Setup Time	tsu;sto			160			ns
Data Hold	thd;dat	A master device must hold time of at least 30 (referred to the VIHMIN of the undefined region of	internally provide a 00ns for the SVD signal of SVC signal) to bridge f SVC's falling edge			70	ns

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{CC} = V_{DD} = V_{IN3} = \overline{SHDN} = PGD_IN = 5V$, $V_{DDIO} = 1.8V$, OPTION = GNDS_ = AGND = PGND, FBDC_ = FBAC_ = OUT3 = CSP_ = CSN_ = 1.2V, all DAC codes set to the 1.2V code, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Data Setup Time	tsu;dat		10			ns
SVC Low Period	tLOW		160			ns
SVC High Period	thigh	Measured from 10% to 90% of V _{DDIO}	60			ns
SVC/SVD Rise and Fall Time	t _R , t _F	Input filters on SVD and SVC suppress noise spike less than 50ns			40	ns
INPUTS AND OUTPUTS	•		•			
Logic-Input Levels		SHDN, rising edge, hysteresis = 225mV	0.8		2.0	V
		High, OPTION, ILIM3	V _{CC} - 0.4			
Input Logic Levels		3.3V, OPTION	2.75		3.85	V
		2V, OPTION	1.65		2.35	
		Low, OPTION, ILIM3			0.4	
PGD_IN Logic-Input Threshold		PGD_IN, rising edge, hysteresis = 65mV	0.3 x V _{DDIO}		0.7 x V _{DDIO}	V

Note 3: When the inductor is in continuous conduction, the output voltage has a DC regulation level lower than the error-comparator threshold by 50% of the ripple. In discontinuous conduction, the output voltage has a DC regulation level higher than the error-comparator threshold by 50% of the ripple. The core SMPSs have an integrator that corrects for this error. The NB SMPS has an offset determined by the ILIM3 pin, and a -6.5mV/A load line.

Note 4: Production testing limitations due to package handling require relaxed maximum on-resistance specifications for the TQFN package.

Note 5: Specifications to $T_A = -40^{\circ}$ C to $+105^{\circ}$ C are guaranteed by design, not production tested.



Figure 1. Timing Definitions Used in the Electrical Characteristics

MAX17480

Typical Operating Characteristics

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)



M/IXI/M

(Circuit of Figure 2, $V_{IN} = 12V$, $V_{DD} = V_{CC} = 5V$, $V_{DDIO} = 2.5V$, $T_A = +25^{\circ}C$, unless otherwise noted.)

0

1985 1988

1991 1994 1997

MAX17480

MAXIMUM INDUCTOR CURRENT **NO-LOAD SUPPLY CURRENT** CORE SMPS VID = 1.2V vs. INPUT VOLTAGE vs. INPUT VOLTAGE **OUTPUT VOLTAGE DISTRIBUTION** 31 100 90 $V_{OUT} = 1.2V$ $T_{A} = +85^{\circ}C$ SAMPLE SIZE = 100 I_{IN} 80 = +25°C 🔤 ICC + IDD TΔ 29 70 10 SAMPLE PERCENTAGE (%) INDUCTOR CURRENT (A) SUPPLY CURRENT (mA) 🖬 Icc + Idd 60 27 50 PEAK CURRENT 1 40 DC CURRENT 25 30 0.1 20 23 SKIP MODE 10 $V_{OUT} = 1.2V$ PWM MODE 0 21 0.01 1.195 1.196 1.199 1.200 .202 5.0 7.5 10.0 12.5 15.0 17.5 20.0 3 6 12 15 18 21 24 1.197 1.198 .203 .204 .205 9 1.201 INPUT VOLTAGE (V) INPUT VOLTAGE (V) OUTPUT VOLTAGE (V) Gm(FBAC) TRANSCONDUCTANCE NB SMPS VID = 1.2V **NB SMPS PEAK** DISTRIBUTION **CURRENT-LIMIT DISTRIBUTION OUTPUT VOLTAGE DISTRIBUTION** 30 70 30 $T_A = +85^{\circ}C$ ZZZ T_A = +85°C ZZZ SAMPLE SIZE = 100 **ZZZ** +85°C SAMPLE SIZE = 100 SAMPLE SIZE = 100 ILIM3 = V_{CC} ₩ +25°C = +25°C 🔤 +25°C 🔤 Т 60 25 25 SAMPLE PERCENTAGE (%) SAMPLE PERCENTAGE (%) SAMPLE PERCENTAGE (%) 50 20 20 40 15 15 30 10 10 20 5 5 10

2012

2015

2006

2009

2000 2003

TRANSCONDUCTANCE (µS)

Typical Operating Characteristics (continued)

1.197 1.199 1.198 1.200 I.202 1.201 OUTPUT VOLTAGE (V) .203

.204 .205 0 5.205.25 5.305.35 5.40 5.00 5.05 5.10 5.15 5.45 PEAK CURRENT LIMIT (A)

/N/IXI/N

5.50

0

1.195 196

Typical Operating Characteristics (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)









M/X/W

Typical Operating Characteristics (continued)

(Circuit of Figure 2, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, V_{DDIO} = 2.5V, T_A = +25°C, unless otherwise noted.)







MAX17480

PIN

1

2

3, 4

5, 6

7

8

9 10

11 12 13 NAME

ILIM12	times the voltage between TIME and ILIM over a 0.2V to 1.0V range of V(TIME, ILIM). The I _{MIN12} minimum current-limit threshold voltage in skip mode is precisely 15% of the corresponding positive current-limit threshold voltage.				
	SMPS3 Current-Limit Adji current-limit threshold in threshold.	ust Input. Two-level curr skip mode is precisely	ent-limit setting for SMP 25% of the correspondir	S3. The I _{LX3MIN} minimum ng positive current-limit	
ILIM3	ILIM3	I _{LX3PK} (A)			
	Vcc	5.25			
	GND	4.25			
IN3	Internal High-Side MOSFET Drain Connection for SMPS3. Bypass to PGND with a 10µF or greater ceramic capacitor close to the IC.				
LX3	Inductor Connection for S	SMPS3. Connect LX3 to t	he switched side of the	inductor.	
BST3	Boost Flying Capacitor Connection for SMPS3. An internal switch between V _{DD} and BST3 charges the flying capacitor during the time the low-side FET is on.				
	V_{CC} for normal operation. Connect to ground to put the IC into its 1µA max shutdown state. During startup, the output voltage is ramped up to the voltage set by the SVC and SVD inputs at a slew rate of 1mV/µs. In shutdown, the outputs are discharged using a 20 Ω switch through the CSN_ pins for the core SMPSs and through the OUT3 pin for the northbridge SMPS. The MAX17480 powers up to the voltage set by the two SVI bits.				
SHDN	SVC	SVD	BOOT VOLTAGE Vout (V)		
	0	0	1.1]	
	0	1	1.0		
	1	0	0.9		
	1	1	0.8		
	The MAX17480 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by a rising SHDN signal.				
OUT3	Feedback Input for SMPS3. A 20 Ω discharge FET is enabled from OUT3 to PGND when SMPS3 is shut down.				
AGND	Analog Ground				

FUNCTION SMPS1 and SMPS2 Current-Limit Adjust Input. The positive current-limit threshold voltage is 0.052

SVD	Serial VID Data
SVC	Serial VID Clock
VDDIO	CPU I/O Voltage (1.8V or 1.5V). Logic thresholds for SVD and SVC are relative to the voltage at V_{DDIO} .
	SMPS2 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS2 internally connects to a transconductance amplifier that fine tunes the output voltage—

 14
 GNDS2

 14
 GNDS2

 GNDS1
 compensating for voltage drops from the SMPS ground to the load ground.

 Connect GNDS1 or GNDS2 above 0.9V combined-mode operation (unified core). When GNDS2 is pulled above 0.9V, GNDS1 is used as the remote ground-sense input.



Pin Description

Pin Description (continued)

PIN	NAME	FUNCTION		
	FBAC2	Output of the Voltage-Positioning Transconductance Amplifier for SMPS2. The RC network between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop:		
15		$R_{DROOP_AC2} = \frac{R_{FBAC2} \times R_{FBDC2}}{R_{FBAC2} + R_{FBDC2} + R_{FB2} \parallel Z_{CFB2}} \times R_{SENSE2} \times G_{m(FBAC2)}$		
		where R_{DROOP_AC2} is the transient (AC) voltage-positioning slope that provides an acceptable trade-off between stability and load-transient response, $G_{m(FBAC2)} = 2mS$ (typ), and R_{SENSE2} is the value of the current-sense element that is used to provide the (CSP2, CSN2) current-sense voltage, Z_{CFB2} is the impedance of C _{FB2} , and FBAC2 is high impedance in shutdown.		
	FBDC2	Feedback-Sense Input for SMPS2. Connect a resistor R _{FBDC2} between FBDC2 and the positive side of the feedback remote sense, and a capacitor from FBAC2 to couple the AC ripple from FBAC2 to FBDC2. An integrator on FBDC2 corrects for output ripple and ground-sense offset.		
16		To enable a DC load-line less than the AC load-line, add a resistor from FBAC2 to FBDC2.		
		State Voltage Positioning (DC Droop) section.		
		FBDC2 is high impedance in shutdown.		
17	CSN2	Negative Current-Sense Input for SMPS2. Connect to the negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing.		
		A 20 Ω discharge FET is enabled from CSN2 to PGND when the SMPS2 is shut down.		
18	CSP2	Positive Current-Sense Input for SMPS2. Connect to the positive side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing.		
		System Power-Good Input		
		PGD_IN is low when SHDN first goes high. The MAX17480 decodes the two SVI bits to determine the boot voltage. The SVI bits can be changed dynamically during this time while PGD_IN remains low and PWRGD is still low.		
19	PGD_IN	PGD_IN goes high after the MAX17480 reaches the boot voltage. This indicates that the SVI block is active, and the MAX17480 starts to respond to the SVI commands. The MAX17480 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by rising SHDN.		
		After PGD_IN has gone high, if at any time PGD_IN goes low, the MAX17480 regulates to the previously stored boot VID. The slew rate during this transition is set by the resistor between the TIME and GND pins. PWRGD follows the blanking for normal VID transition.		
		The subsequent rising edge of PGD_IN does not change the stored VID.		

MAX17480

_Pin Description (continued)

PIN	NAME	FUNCTION
	PWRGD	Open-Drain Power-Good Output. PWRGD is the wired-OR open-drain output of all three SMPS outputs. PWRGD is forced high impedance whenever the slew-rate controller is active (output voltage transitions)
20		During startup, PWRGD is held low for an additional 20µs after the MAX17480 reaches the startup boot voltage set by the SVC and SVD pins. The MAX17480 stores the boot VID when PWRGD first goes high. The stored boot VID is cleared by rising SHDN. PWRGD is forced low in shutdown.
		When SMPS is in pulse-skipping mode, the upper PWRGD threshold comparator for the respective SMPS is blanked during a downward VID transition. The upper PWRGD threshold comparator is re- enabled once the output is in regulation (Figure 6).
21	DH2	SMPS2 High-Side Gate-Driver Output. DH2 swings from LX2 to BST2. Low in shutdown.
22	LX2	SMPS2 Inductor Connection. LX2 is the internal lower supply rail for the DH2 high-side gate driver. Also used as an input to SMPS2's zero-crossing comparator.
23	BST2	Boost Flying Capacitor Connection for the DH2 High-Side Gate Driver. An internal switch between V_{DD} and BST2 charges the flying capacitor during the time the low-side FET is on.
24	DL2	SMPS2 Low-Side Gate-Driver Output. DL2 swings from GND2 to V_{DD} . DL2 is forced low in shutdown. DL2 is also forced high when an output overvoltage fault is detected. DL2 is forced low in skip mode after an inductor current zero crossing (GND2 - LX2) is detected.
25	V _{DD}	Supply Voltage Input for the DL_ Drivers. V _{DD} is also the supply voltage used to internally recharge the BST_ flying capacitors during the off-time. Connect V _{DD} to the 4.5V to 5.5V system supply voltage. Bypass V _{DD} to GND with a 2.2 μ F or greater ceramic capacitor.
26	DL1	SMPS1 Low-Side Gate-Driver Output. DL1 swings from GND1 to V _{DD} . DL1 is forced low in shutdown. DL1 is also forced high when an output overvoltage fault is detected. DL1 is forced low in skip mode after an inductor current zero crossing (GND1 - LX1) is detected.
27	BST1	Boost Flying Capacitor Connection for the DH1 High-Side Gate Driver. An internal switch between V_{DD} and BST1 charges the flying capacitor during the time the low-side FET is on.
28	LX1	SMPS1 Inductor Connection. LX1 is the internal lower supply rail for the DH1 high-side gate driver. Also used as an input to SMPS1's zero-crossing comparator.
29	DH1	SMPS1 High-Side Gate-Driver Output. DH1 swings from LX1 to BST1. Low in shutdown.
30	VRHOT	Active-Low Open-Drain Output of Internal Comparator. VRHOT is pulled low when the voltage at THRM goes below 1.5V (30% of V _{CC}). VRHOT is high impedance in shutdown.
31	THRM	Input of Internal Comparator. Connect the output of a resistor- and thermistor-divider (between V_{CC} and GND) to THRM. Select the components so the voltage at THRM falls below 1.5V (30% of V_{CC}) at the desired high temperature.
32	Vcc	Controller Supply Voltage. Connect to a 4.5V to 5.5V source. Bypass to GND with a 1 μ F minimum capacitor. A V _{CC} UVLO event that occurs while the IC is functioning is latched, and can only be cleared by cycling V _{CC} power or by toggling SHDN.

Pin Description (continued)

PIN	NAME	FUNCTION				
33	CSP1	Positive Current-Sense Input for SMPS1. Connect to the positive side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing.				
34	CSN1	Negative Current-Sense Input for SMPS1. Connect to the negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output inductor is utilized for current sensing. A 20Ω discharge FET is enabled from CSN1 to PGND when the SMPS1 is shut down.				
35	FBDC1	 Feedback Sense Input for SMPS1. Connect a resistor R_{FBDC1} between FBDC1 and the positive side of the feedback remote sense, and a capacitor from FBAC1 to couple the AC ripple from FBAC1 to FBDC1. An integrator on FBDC1 corrects for output ripple and ground-sense offset. To enable a DC load-line less than the AC load-line, add a resistor from FBAC1 to FBDC1. To enable a DC load-line equal to the AC load-line, short FBAC1 to FBDC1. See the <i>Core Steady-State Voltage Positioning (DC Droop)</i> section. FBDC1 is high impedance in shutdown. 				
36	FBAC1	Output of the AC Voltage-Positioning Transconductance Amplifier for SMPS1. The RC network between this pin and the positive side of the remote-sensed output voltage sets the transient AC droop: $R_{DROOP_AC1} = \frac{R_{FBAC1} \times R_{FBDC1}}{R_{FBAC1} + R_{FBDC1} + R_{FB1} Z_{CFB1}} \times R_{SENSE1} \times G_{m(FBAC1)}$ where R_{DROOP_AC1} is the transient (AC) voltage-positioning slope that provides an acceptable trade-off between stability and load-transient response, $G_{m(FBAC1)} = 2mS$ (typ), R_{SENSE1} is the value of the current-sense element that is used to provide the (CSP1, CSN1) current-sense voltage, ZCFB1 is the impedance of CFB1, and FBAC1 is high impedance in shutdown				
37	GNDS1	SMPS1 Remote Ground-Sense Input. Normally connected to GND directly at the load. GNDS1 internally connects to a transconductance amplifier that fine tunes the output voltage—compensating for voltage drops from the SMPS ground to the load ground. Connect GNDS1 or GNDS2 above 0.9V combined-mode operation (unified core). When GNDS1 is pulled above 0.9V, GNDS2 is used as the remote ground-sense input.				
		Four-Level Input to E	nable Offset and	Offset and Change Core SMPS Address		
	OPTION	OPTION	OFFSET ENABLED	SMPS1 ADDRESS	SMPS2 ADDRESS	
		Vcc	0	BIT 1 (VDD0)	BIT 2 (VDD1)	-
		3.3V	0	BIT 2 (VDD1)	BIT 1 (VDD0)	
		2V	1	BIT 1 (VDD0)	BIT 2 (VDD1)	
38		GND	1	BIT 2 (VDD1)	BIT 1 (VDD0)	
		When OFFSET is ena VID codes after PGD load line. An externa the PSI_L bit to 0 thro Additionally, the OPT VDD1 addresses. VD The NB SMPS is not	bled, the MAX1 ² _IN goes high. T I resistor at FBE ough the serial in TON level also a D0 refers to COI affected by the 0	7480 enables a fixe his configuration is DC_ sets the load-lir nterface. allows core SMPS1 RE0, and VDD1 refe DPTION setting.	d +12.5mV offset on intended for applica ne. The offset can be and SMPS2 to take o rs to CORE1 for the A	SMPS1 and SMPS2 tions that implement a disabled by setting n either the VDD0 or MD CPU.

MAX17480

Pin Description (con			
PIN	NAME	FUNCTION	
		Oscillator Adjustment Input. Connect a resistor (R_{OSC}) between OSC and GND to set the switching frequency (per phase): $f_{OSC} = 300 \text{kHz x } 143 \text{k} \Omega/R_{OSC}$	
39	OSC	A 71.4k Ω to 432k Ω resistor corresponds to switching frequencies of 600kHz to 100kHz, respectively, for SMPS1 and SMPS2. SMPS3 runs at twice the programmed switching frequency. Switching frequency selection is limited by the minimum on-time. See the Core Switching Frequency description in the <i>SMPS Design Procedure</i> section.	
40	TIME	 Slew-Rate Adjustment Pin. The total resistance R_{TIME} from TIME to GND sets the internal slew PWM slew rate = (6.25mV/μs) x (143kΩ/R_{TIME}) where R_{TIME} is between 35.7kΩ and 357kΩ. This slew rate applies to both upward and downward VID transitions, and to the transition from mode to VID mode. Downward VID transition slew rate in skip mode can appear slower becau output transition is not forced by the SMPS. The slew rate for startup is fixed at 1mV/μs. 	
EP	PGND	Exposed Pad. Power ground connection and source connection of the internal low-side MOSFET.	

COMPONENT	V _{IN} = 7V TO 24V, V _{OUT1} = V _{OUT2} = 1.0V TO 1.3V, 18A PER PHASE	V _{IN3} = 5V, V _{OUT3} = 1.0V TO 1.3V, 4A	V _{IN} = 4.5V TO 14V, V _{OUT1} = V _{OUT2} = 1.0V TO 1.3V, 18A PER PHASE	V _{IN3} = 3.3V, V _{OUT3} = 1.0V TO 1.3V, 4A
Mode	Separate, 2-phase mobile (GNDS1 = GNDS2 = low)	_	Separate, 2-phase mobile (GNDS1 = GNDS2 = low)	_
Switching Frequency	300kHz	600kHz	500kHz	1MHz
C _{IN} _Input Capacitor	(2) 10µF, 25V Taiyo Yuden TMK432BJ106KM	(1) 10µF, 6.3V TDK C2012X5R0J106M Taiyo Yuden JMK212BJ106M	(2) 10µF, 16V Taiyo Yuden TMK432BJ106KM	(1) 10µF, 6.3V TDK C2012X5R0J106M Taiyo Yuden JMK212BJ106M
C _{OUT} _Output Capacitor	(2) 330μF, 2V, 6mΩ, low-ESR capacitor Panasonic EEFSX0D331XE SANYO 2TPE330M6	(1) 220μF, 2V, 6mΩ, low-ESR capacitor Panasonic EEFSD0D221R SANYO 2TPE220M6	(2) 220μF, 2V, 6mΩ, low-ESR capacitor Panasonic EEFSD0D221R SANYO 2TPE220M6	(1) 47µF, ceramic capacitor
N _H _ High-Side MOSFET	(1) Vishay/Siliconix SI7634DP	None	(1) International Rectifier IRF7811W	None
N _L _ Low-Side MOSFET	(2) Vishay/Siliconix SI7336ADP	None	(2) Vishay/Siliconix SI7336ADP	None
DL_Schottky Rectifier (if needed)	3A, 40V Schottky diode Central Semiconductor CMSH3-40	None	3A, 40V Schottky diode Central Semiconductor CMSH3-40	None
L_ Inductor	0.45µH, 21A, 1.1mΩ power inductor Panasonic ETQP4LR45WFC	1.5μH, 5A, 21mΩ power inductor NEC/Tokin MPLCH0525LIR5 Toko FDV0530-1R5M	0.36μH, 21A, 1.1mΩ power inductor Panasonic ETQP4LR36WFC	0.6μH, 4.95A, 16mΩ power inductor Sumida CDR6D23MN

Table 1. Component Selection for Standard Applications

Note: Mobile applications should be designed for separate mode operation. Component selection is dependent on AMD CPU AC and DC specifications.

Table 2. Component Suppliers

MANUFACTURER	WEBSITE	
AVX Corporation	www.avxcorp.com	
BI Technologies	www.bitechnologies.com	
Central Semiconductor Corp.	www.centralsemi.com	
Fairchild Semiconductor	www.fairchildsemi.com	
International Rectifier	www.irf.com	
KEMET Corp.	www.kemet.com	
NEC TOKIN America, Inc.	www.nec-tokinamerica.com	
Panasonic Corp.	www.panasonic.com	

Standard Application Circuit

The MAX17480 standard application circuit (Figure 2) generates two independent 18A outputs and one 4A

MANUFACTURER	WEBSITE
Pulse Engineering	www.pulseeng.com
Renesas Technology Corp.	www.renesas.com
SANYO Electric Co., Ltd.	www.sanyodevice.com
Siliconix (Vishay)	www.vishay.com
Sumida Corp.	www.sumida.com
Taiyo Yuden	www.t-yuden.com
TDK Corp.	www.component.tdk.com
TOKO America, Inc.	www.tokoam.com

output for AMD mobile CPU applications. See Table 1 for component selections. Table 2 lists the component manufacturers.



MAX17480



Figure 2. Griffin/Puma Standard Application Circuit



Figure 3. Caspian/Tigris Standard Application Circuit

MAX17480



M/IXI/M

MAX17480

Detailed Description

The MAX17480 consists of a dual fixed-frequency PWM controller with external switches that generate the supply voltage for two independent CPU cores and one low-input-voltage internal switch SMPS for the separate NB SMPS. The CPU core SMPSs can be configured as independent outputs, or as a combined output by connecting the GNDS1 or GNDS2 pin-strap high (GNDS1 or GNDS2 pulled to 1.5V to 1.8V, which are the respective voltages for DDR3 and DDR2).

All three SMPSs can be programmed independently to any voltage in the VID table (see Table 4) using the serial VID interface (SVI). The CPU is the SVI bus master, while the MAX17480 is the SVI slave. Voltage transitions are commanded by the CPU as a single step command from one VID code to another. The MAX17480 slews the SMPS outputs at the slew rate programmed by the external RTIME resistor during VID transitions and the transition from boot mode to VID mode.

During startup, the MAX17480 SMPSs are always in pulse-skipping mode. After exiting the boot mode, the individual PSI_L bit sets the respective SMPS into pulse-skipping mode or forced-PWM mode, depending on the system power state, and adds the +12.5mV off-set for core supplies if enabled by the OPTION pin. In combined mode, the PSI_L bit adds the +12.5mV offset if enabled by the OPTION pin, and switches from 1-phase pulse-skipping mode to 2-phase PWM mode. Figure 4 is the MAX17480 functional diagram.

+5V Bias Supply (V_{CC}, V_{DD})

The MAX17480 requires an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's main 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear SMPS that would otherwise be needed to supply the PWM circuit and gate drivers.

The 5V bias supply powers both the PWM controller and internal gate-drive power, so the maximum current drawn is:

 $I_{BIAS} = I_{CC} + f_{SW}_{CORE}Q_{G}_{CORE} + f_{SW}_{NB}Q_{G}_{NB} = 50 \text{mA to } 70 \text{mA} (typ)$

where I_{CC} is provided in the *Electrical Characteristics* table, f_{SW_CORE} and f_{SW_NB} are the respective core and NB SMPS switching frequencies, Q_{G_CORE} is the

gate charge of the external MOSFETs as defined in the MOSFET data sheets, and Q_{G_NB} is approximately 2nC. If the +5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

Switching Frequency (OSC)

Connect a resistor (R_{OSC}) between OSC and GND to set the switching frequency (per phase):

$f_{SW} = 300 \text{kHz} \times 143 \text{k}\Omega/\text{R}_{OSC}$

A 71.4k Ω to 432k Ω resistor corresponds to switching frequencies of 600kHz to 100kHz, respectively, for the core SMPSs, and 1.2MHz to 200kHz for the NB SMPS. Highfrequency (600kHz) operation for the core SMPS optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This might be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency (100kHz) operation offers the best overall efficiency at the expense of component size and board space.

The NB SMPS runs at twice the switching frequency of the core SMPSs. The low power of the NB rail allows for higher switching frequencies with little impact on the overall efficiency.

Minimum on-time (t_{ON(MIN)}) must be taken into consideration when selecting a switching frequency. See the Core Switching Frequency description in the *SMPS Design Procedure* section.

Interleaved Multiphase Operation

The MAX17480 interleaves both core SMPSs' phases resulting in 180° out-of-phase operation that minimizes the input and output filtering requirements, reduces electromagnetic interference (EMI), and improves efficiency. The high-side MOSFETs do not turn on simultaneously during normal operation. The instantaneous input current is effectively reduced by the number of active phases, resulting in reduced input-voltage ripple, effective series resistance (ESR) power loss, and RMS ripple current (see the *Core Input Capacitor Selection* section). Therefore, the controller achieves high performance while minimizing the component count—which reduces cost, saves board space, and lowers component power requirements—making the MAX17480 ideal for high-power, cost-sensitive applications.