

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











General Description

The MAX17411/MAX17511/MAX17511C/MAX17511N/ MAX17511T are dual-output, step-down, constant on-time Quick-PWM™ controllers for VR12/IMVP-7 CPU core supplies. The controllers consist of two high-current switching power supplies for CPU and GFX cores. The CPU regulator (regulator A) is a three-phase constant on-time architecture. The GFX regulator (regulator B) is also constant on-time architecture. The MAX17411 supports 2-phase operation and the MAX17511/MAX17511C/MAX17511N/MAX17511T support 1-phase operation. The MAX17411/MAX17511/ MAX17511C/MAX17511N/MAX17511T include two internal drivers on regulator A and one internal driver on regulator B. External drivers such as the MAX17491 enable the additional phases.

Both regulator A and regulator B include output voltage sensing and accurate load-line gain. Switching frequencies are programmable from 200kHz to 600kHz per phase. Output overvoltage protection (OVP, MAX17411/ MAX17511/MAX17511C/MAX17511N), undervoltage protection (UVP), and thermal protection ensure effective and reliable operation. When any of these protection features detect a fault, the controller shuts down both outputs.

The multiphase regulators include transient-phase overlap and active overshoot suppression, which speed up the response time and reduce the total output capacitance. The CPU and GFX outputs are controlled independently by writing the appropriate data into a functionmapped register file. VID code transitions and soft-start are enabled with a precision slew-rate control circuit. The SVID interface also allows each regulator to be individually set into a low-power, single-phase, pulse-skipping state to optimize efficiency. The MAX17411 is available in a 48-pin, 6mm x 6mm, TQFN package. The MAX17511/ MAX17511C/MAX17511N/MAX17511T are available in a 40-pin, 5mm x 5mm, TQFN lead-free package.

Applications

VR12/IMVP-7 CPU Core Power Supplies Notebooks/Desktops/Servers

Features

- ♦ Intel VR12/IMVP-7-Compliant Serial Interface
- ♦ 3-/2-/1-Phase Quick-PWM CPU Core Regulator Two Internal Drivers and One External Driver **Transient-Phase Overlap Mode Dynamic Phase Selection**
- ♦ 2-/1-Phase Quick-PWM GFX Regulator One Internal and One External Driver
- Active Overshoot Suppression
- ♦ 8-Bit VR12/IMVP-7 DAC
- ♦ ±0.5% Vout Accuracy Over Line, Load, and **Temperature**
- **◆ Active Voltage Positioning with Programmable**
- **♦ Accurate Lossless Current Balance**
- ♦ Accurate Droop and Current Limit
- Remote Output and Ground Sense
- ♦ Power-Good Window Comparators (POKA and POKB)
- ◆ 4.5V to 24V Battery-Input Voltage Range
- Programmable 200kHz to 600kHz Switching Frequency
- **♦** External Thermal-Fault Detection Output (VR HOT#)
- ♦ Overvoltage (MAX17411/MAX17511/MAX17511C/ MAX17511N), Undervoltage, and Thermal-Fault **Protection**
- ♦ Slew-Rate Controlled Soft-Start
- ♦ Passive Soft-Shutdown (20Ω Discharge Switches)
- Integrated Boost Switches
- ♦ Low-Profile, 48-Lead/40-Lead TQFN Packages

Quick PWM is a trademark of Maxim Integrated Products, Inc.

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	FEATURE
MAX17411GTM+	-40°C to +105°C	48 TQFN-EP*	3-/2-/1-Phase + 2-/1-Phase
MAX17511GTL+	-40°C to +105°C	40 TQFN-EP*	3-/2-/1-Phase + 1-Phase

Ordering Information continued on last page.

- +Denotes a lead(Pb)-free/RoHS-compliant package.
- *EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

	_	
		0.3V to +6V
		0.3V to +6V
CSPAAVE, CSPBAVE		
		0.3V to +6V
		0.3V to (VCC + 0.3V)
		0.3V to (VCC + 0.3V)
		0.3V to +6V
VR_HOT# to GND (A	(GND)	0.3V to +6V
		0.3V to (VCC + 0.3V)
GNDSA, GNDSB to	GND (AGND)	0.3V to +0.3V
TON to GND		0.3V to +26V
DRVPWMA to GND ((AGND)	0.3V to (V _{DDA} + 0.3V)
DRVPWMB to GND ((AGND)	0.3V to (V _{DDB} + 0.3V)
DLA_ to GND (PGND	O)	$-0.3V$ to $(V_{DDA} + 0.3V)$
DLB to GND (PGND))	0.3V to (V _{DDB} + 0.3V)

BSTA_ to VDDA0.3V to +26V BSTB to VDDB0.3V to +26V
LXA_ to BSTA6V to +0.3V
LXB to BSTB6V to +0.3V
LX_ to GND (AGND)6V to +26V
DHA_ to LXA0.3V to (VBSTA_ + 0.3V)
DHB to LXB0.3V to (VBSTB + 0.3V)
Continuous Power Dissipation (T _A = +70°C)
40-Pin TQFN (derate 35.7mW/°C above +70°C) 2857.1mW
48-Pin TQFN (derate 37mW/°C above +70°C)2963mW
Operating Temperature Range40°C to +105°C
Junction Temperature+150°C
Storage Temperature Range65°C to +165°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

PACKAGE THERMAL CHARACTERISTICS (Note 1)

40 TQFN

48 TOFN

Junction-to-Ambient Thermal Resistance (θ_{JA}).......28°C/W Junction-to-Case Thermal Resistance (θ_{JC})........1.6°C/W

Junction-to-Ambient Thermal Resistance (θ_{JA}).......27°C/W Junction-to-Case Thermal Resistance (θ_{JC})........1.3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuits of Figures 1 and 2. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, VGNDS_ = 0V, VFB_ = VCSP_AVE = VCSP_ = VCSN_ = 1V; [SerialVID = 1.00, FPWM MODE]; **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at TA = +25°C. All devices 100% tested at TA = +25°C. Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
PWM CONTROLLER									
Input Voltage Range		VCC, VDDA, VDDB		4.5		5.5	V		
DC Output Voltage Accuracy		Measured at FB_ with	DAC codes from 1.000V to 1.520V	-0.5		+0.5	%		
		respect to GNDS_; includes load regulation	DAC codes from 0.800V to 0.995V	-5		+5	mV		
		error (Note 2)	DAC codes from 0.250V to 0.795V	-8		+8	IIIV		
Line Regulation Error		VCC = 4.5V to 5.5V, V _{IN} =	4.5V to 24V		0.1		mV		
VSETTLED Bit Accuracy		Upward transitions		-15	-10	-5	mV		
VSETTLED Bit Accuracy		Downward transitions		5	10	15	IIIV		
GNDS_ Input Range				-200		+200	mV		
GNDS_ Gain	AGNDS	ΔVOUT/ΔVGNDS_		0.97	1.00	1.03	V/V		
GNDS_ Input Bias Current		T _A = +25°C	T _A = +25°C			+0.5	μΑ		
TON Shutdown Current		EN = GND, V _{IN} = 24V, V _{CC} = 0V, T _A = +25°C			0.01	0.1	μΑ		
Boot Voltage		MAX17511N only, Reg A and Reg B		1.094	1.100	1.106	V		
	Vвоот	MAX17511C only, Reg B of	only	0.895	0.900	0.905	V		

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, $VGNDS_ = 0V$, $VFB_ = VCSP_AVE = VCSP_ = VCSN_ = 1V$; [SerialVID = 1.00, FPWM MODE]; $TA = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$. All devices 100% tested at $TA = +25^{\circ}C$. Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS	
		Measured at DHA_ (600 RTON = 96.7k Ω (MAX17 RTON = 48.35k Ω (MAX MAX17511N/MAX17511	7411 only), 17511/MAX17511C/	157	185	213		
DHA_ On-Time (Note 3)	tona	Measured at DHA_, V_{IN} R _{TON} = 200k Ω (MAX17-1) (MAX17511/MAX175110 MAX17511T)	411 only), R _{TON} = 100 k Ω	276	307	338	ns	
		Measured at DHA_ (200 RTON = 303.3k Ω (MAX1 RTON = 151.65k Ω (MAX17511N/MAX17511	7411 only), X17511/MAX17511C/	470	554	638		
DHB On-Time (Note 3)		Measured at DHB (600k R _{TON} = 96.7k Ω (MAX17 R _{TON} = 48.35k Ω (MAX MAX17511N/MAX17511	7411 only), 17511/MAX17511C/	128	151	174		
	tONB	Measured at DHB, V_{IN} = RTON = 200k Ω (MAX17-1) (MAX17511/MAX17511T)	411 only), RTON = 100 k Ω	226	251	277	ns	
		Measured at DHB (200kHz + 10%), R _{TON} = 303.3k Ω (MAX17411 only), R _{TON} = 151.65k Ω (MAX17511/MAX17511C/MAX17511N/MAX17511T)		385	453	521		
Minimum Off-Time (Note 3)	toff(MIN)	Measured at DH_		150	200	250	ns	
Minimum DRVPWM_ Pulse Width					40		ns	
BIAS CURRENTS								
Quiescent Supply Current (VCC)	IBIAS	Measured at V _{CC} , SKIP the regulation point	mode, FB_ forced above		5	10	mA	
Quiescent Supply Current (VDD_)	IDRV	T _A = +25°C, measured FB_ forced above the re			0.02	1	μΑ	
Shutdown Supply Current (VCC)		Measured at VCC, EN =	GND		16	30	μΑ	
Shutdown Supply Current (V _{DD} _)		$T_A = +25^{\circ}C$, measured	at V _{DD} , EN = GND		0.01	1	μA	
SLEW-RATE CONTROL								
Slew-Rate Accuracy		Van OV ar Van EV	SetVID - fast slew rate = 10mV/µs (min)	10				
	VSR = 0V or VSR = 5V VSR = 3V or VSR = 1.5V	A2H - OA OL A2H = 2A	SetVID - slow slew rate = 2.5mV/µs (min)	2.5			DO)//::2	
		V _{SR} = 3V or	SetVID - fast slew rate = 20mV/µs (min)	20			mV/μs	
		SetVID - slow slew rate = 5mV/µs (min)	5					

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, $VGNDS_ = 0V$, $VFB_ = VCSP_AVE = VCSP_ = VCSN_ = 1V$; [SerialVID = 1.00, FPWM MODE]; TA = 0°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C. All devices 100% tested at TA = +25°C. Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Soft-Start Slew Rate		Non-zero V _{BOOT}	2.5			mV/µs
Discharge Switch Resistance		CSNA, CSNB		20		Ω
		Low			0.4	
		Mid-low	1.2		1.8	
SR Four-Level Logic Thresholds		Mid-high	2.2		V _C C - 1.2V	V
		High	V _C C - 0.4V			
FAULT PROTECTION						
Upper POK_ (MAX17411/ MAX17511/MAX17511C/ MAX17511N/MAX17511T) and Output Overvoltage	Vovp	SKIP mode after output reaches the regulation voltage or PWM mode; measured at FB_ with respect to the voltage target set by the VID code (see Table 3)	200	250	300	mV
Protection Trip Threshold(MAX17411/ MAX17511/MAX17511C/	, C/	Soft-start, SKIP mode, and output has not reached the regulation voltage; measured at FB_	1.72	1.77	1.82	V
MAX17511N)		Minimum OVP threshold, measured at FB_		0.8		
Upper POK_ and Output Overvoltage Propagation Delay	tovp	FB_ forced 25mV above trip threshold (MAX17411/MAX17511/MAX17511C/MAX17511N)		5		μs
Lower POK_ and Output Undervoltage Protection Trip Threshold	Vuvp	Measured at FB_ with respect to unloaded output voltage	-300	-250	-200	mV
Lower POK_ Propagation Delay		FB_ forced 25mV below trip threshold		5		μs
Output Undervoltage Propagation Delay	tuvp	FB_ forced 25mV below trip threshold	100	200	350	μs
POK_ Output Low Voltage		ISINK = 4mA			0.3	V
POK_ Leakage Current		High state, POK_ forced to 5V, TA = +25°C			1	μΑ
POK_ Startup Delay and Transitions Blanking Time	tpok_	Measured from the time when FB_ reaches the target voltage		20		μs
VCC Undervoltage-Lockout Threshold	Vuvlo	Rising edge, 50mV typical hysteresis, controller disabled below this level	4.05	4.25	4.45	V

MIXIM

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, $VGNDS_ = 0V$, $VFB_ = VCSP_AVE = VCSP_ = VCSN_ = 1V$; [SerialVID = 1.00, FPWM MODE]; $TA = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$. All devices 100% tested at $TA = +25^{\circ}C$. Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
THERMAL PROTECTION							
VR_HOT# Trip Threshold		edge; specify a	Measured at THERM_ with respect to V _{CC} falling edge; specify as % error for all TEMP MAX DAC code settings, typical hysteresis = 100mV			50.5	%
Thermal Zone Registers Trip Points		with respect to corresponding	Thermal zone comparator trip points, measured with respect to VCC; voltage threshold corresponding to TMAX x (1 - N%), N = 0, 3, 6, 9, 12, 15, 18, 25		50 + 24 x N/31	51 + 24 x N/31	%
THERM_ Input Leakage	ITHRM	VTHERM_ = 2.5\	/, T _A = +25°C	-100		+100	nA
VR_HOT# Leakage Current		High-Z state (The forced to 5V, Ta	HERM_ > 0.505 x VCC), VR_HOT# \(= +25°C\)			1	μA
Internal Thermal Fault Shutdown Threshold	TTSHDN	Typical hysteresis = 15°C			160		°C
VALLEY CURRENT LIMIT A	ND DROOP						
			RSENSE = $0.65m\Omega$, $I_{MAXA} = 39A$	22.5	25.5	28.5	
			RSENSE = 0.65 m Ω , IMAXA = 36 A	21.5	24.5	27.5	
			RSENSE = 0.65 m Ω , I _{MAXA} = 30 A	17.0	20.0	23.0]
			RSENSE = 0.65 m Ω , IMAXA = 26 A	15.0	18.0	21.0	
			RSENSE = 0.75 m Ω , I _{MAXA} = 39 A	27.0	30.0	33.0	
		VCSP VCSN_,	RSENSE = 0.75 m Ω , IMAXA = 36 A	25.0	28.0	31.0	
		V _{SR} = 0V,	RSENSE = 0.75 m Ω , I _{MAXA} = 30 A	20.0	23.0	26.0	
Valley Current-Limit	VILIMA	VsR = 1.5V,	RSENSE = 0.75 m Ω , IMAXA = 26 A	17.0	20.0	23.0	mV
Threshold Voltage (Positive)	VILIMA	or one-phase	RSENSE = 0.85 m Ω , I _{MAXA} = 39 A	30.0	33.0	36.0] ''''
		operation	RSENSE = $0.85m\Omega$, I _{MAXA} = $36A$	28.0	31.0	34.0	
			RSENSE = 0.85 m Ω , I _{MAXA} = 30 A	22.5	25.5	28.5	
			RSENSE = 0.85 m Ω , I _{MAXA} = 26 A	20.0	23.0	26.0]
			RSENSE = 0.95 m Ω , I _{MAXA} = 39 A	33.5	36.5	39.5	
			RSENSE = $0.95m\Omega$, I _{MAXA} = $36A$	31.0	34.0	37.0	
			RSENSE = $0.95m\Omega$, IMAXA = $30A$	25.0	28.0	31.0	
			RSENSE = $0.95m\Omega$, I _{MAXA} = $26A$	21.5	24.5	27.5	

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $E_{IN} = V_{CC}$, $V_{GNDS} = 0V$, $V_{FB} = V_{CSP}$, V_{FB}

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
			RSENSE = $0.65m\Omega$, IMAXA = $39A$	29.0	33.0	37.0	
			RSENSE = $0.65m\Omega$, IMAXA = $36A$	28.0	32.0	36.0	
			RSENSE = $0.65m\Omega$, $I_{MAXA} = 30A$	22.0	26.0	30.0	
			RSENSE = $0.65m\Omega$, IMAXA = $26A$	19.5	23.5	27.5	
			RSENSE = $0.75m\Omega$, $I_{MAXA} = 39A$	35.0	39.0	43.0	
		VCSP VCSN_,	RSENSE = $0.75m\Omega$, IMAXA = $36A$	32.5	36.5	40.5	
		VsR = 3V or	RSENSE = $0.75m\Omega$, $I_{MAXA} = 30A$	26.0	29.9	33.8	
Valley Current-Limit	\/	VSR = 5V,	RSENSE = $0.75m\Omega$, IMAXA = $26A$	22.0	26.0	30.0	m\/
Threshold Voltage (Positive)	VILIMA	exclude one-phase	RSENSE = $0.85m\Omega$, $I_{MAXA} = 39A$	39.0	43.0	47.0	mV
		operaton	RSENSE = $0.85m\Omega$, $I_{MAXA} = 36A$	36.5	40.5	44.5	
			RSENSE = $0.85m\Omega$, $I_{MAXA} = 30A$	29.0	33.0	37.0	
			RSENSE = $0.85m\Omega$, $I_{MAXA} = 26A$	26.0	30.0	34.0	
			RSENSE = $0.95m\Omega$, $I_{MAXA} = 39A$	43.5	47.5	51.5	
			RSENSE = $0.95m\Omega$, $I_{MAXA} = 36A$	40.0	44.0	48.0	
			RSENSE = $0.95m\Omega$, IMAXA = $30A$	32.5	36.5	40.5	
			RSENSE = $0.95m\Omega$, $I_{MAXA} = 26A$	28.0	32.0	36.0	
			RSENSE = $0.65m\Omega$, IMAXB = $39A$	22.5	25.5	28.5	
			RSENSE = $0.65m\Omega$, $I_{MAXB} = 36A$	21.5	24.5	27.5	
			RSENSE = $0.65m\Omega$, IMAXB = $23A$	13.0	16.0	19.0	
			RSENSE = $0.65m\Omega$, $I_{MAXB} = 20A$	11.0	14.0	17.0	
			RSENSE = $0.75m\Omega$, IMAXB = $39A$	27.0	30.0	33.0	
		VCSP VCSN_,	RSENSE = $0.75m\Omega$, $I_{MAXB} = 36A$	25.0	28.0	31.0	
		$VCSP_{\perp} VCSN_{\perp}$, $VSR = 0V$,	RSENSE = $0.75m\Omega$, IMAXB = $23A$	15.0	18.0	21.0	
Valley Current-Limit	\/u	VSR = 1.5V,	RSENSE = $0.75m\Omega$, $I_{MAXB} = 20A$	13.0	16.0	19.0	mV
Threshold Voltage (Positive)	VILIMB	or one-phase	RSENSE = $0.85m\Omega$, $I_{MAXB} = 39A$	30.0	33.0	36.0	IIIV
		operation	RSENSE = $0.85m\Omega$, $I_{MAXB} = 36A$	28.0	31.0	34.0	
			RSENSE = $0.85m\Omega$, $I_{MAXB} = 23A$	17.0	20.0	23.0	
			RSENSE = $0.85m\Omega$, $I_{MAXB} = 20A$	15.0	18.0	21.0	
			RSENSE = $0.95m\Omega$, I _{MAXB} = $39A$	33.5	36.5	39.5	
			RSENSE = $0.95m\Omega$, IMAXB = $36A$	31.0	34.0	37.0	
			RSENSE = $0.95m\Omega$, I _{MAXB} = $23A$	20.0	23.0	26.0	
			RSENSE = 0.95 m Ω , IMAXB = 20 A	17.0	20.0	23.0	

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, $VGNDS_ = 0V$, $VFB_ = VCSP_AVE = VCSP_ = VCSN_ = 1V$; [SerialVID = 1.00, FPWM MODE]; $TA = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$. All devices 100% tested at $TA = +25^{\circ}C$. Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
			RSENSE = $0.65m\Omega$, IMAXB = $39A$	29.0	33.0	37.0	
			RSENSE = $0.65m\Omega$, IMAXB = $36A$	28.0	32.0	36.0	
			RSENSE = $0.65m\Omega$, $I_{MAXB} = 23A$	17.0	21.0	25.0	
			RSENSE = $0.65m\Omega$, IMAXB = $20A$	14.0	18.0	22.0	
			RSENSE = $0.75m\Omega$, $I_{MAXB} = 39A$	35.0	39.0	43.0	
		VCSP VCSN_,	RSENSE = $0.75m\Omega$, IMAXB = $36A$	32.5	36.5	40.5	
		$V_{SR} = 3V \text{ or}$	RSENSE = $0.75m\Omega$, $I_{MAXB} = 23A$	19.5	23.5	27.5	
Valley Current-Limit	\/	$V_{SR} = 5V$,	RSENSE = $0.75m\Omega$, IMAXB = $20A$	17.0	21.0	25.0	mV
Threshold Voltage (Positive)	VILIMB	exclude	RSENSE = $0.85m\Omega$, $I_{MAXB} = 39A$	39.0	43.0	47.0	IIIV
		one-phase	RSENSE = $0.85m\Omega$, $I_{MAXB} = 36A$	36.5	40.5	44.5	
		operaton	RSENSE = $0.85m\Omega$, $I_{MAXB} = 23A$	22.0	26.0	30.0	
			RSENSE = $0.85m\Omega$, $I_{MAXB} = 20A$	19.5	23.5	27.5	
			RSENSE = $0.95m\Omega$, $I_{MAXB} = 39A$	43.5	47.5	51.5	
			RSENSE = $0.95m\Omega$, $I_{MAXB} = 36A$	40.0	44.0	48.0	
			RSENSE = $0.95m\Omega$, IMAXB = $23A$	26.0	30.0	34.0	
			RSENSE = $0.95m\Omega$, $I_{MAXB} = 20A$	22.0	26.0	30.0	
Current-Limit Threshold Voltage (Zero Crossing)	Vzero	VGND - VLX_			1		mV
Current-Balance Offset Voltage				-1.5		+1.5	mV
CSPAAVE, CSPBAVE, CSP_, Input Current		T _A = +25°C		-0.12		+0.12	μΑ
CSN_ Pulldown Current				7		14	μA
Phase Disable Threshold		CSPB2, CSPB1,	CSPA3, CSPA2, CSPA1	3	V _C C - 1	VCC - 0.4	V
FB_ Droop Amplifier (GMD) Offset		(VCSP_AVE - VCS	SN_) at I _{FB} _ = 0mA	-1.0		+1.0	mV
FB_ Droop Amplifier (GMD) Transconductance		ΔIFB_/Δ(VCSP_AVCSP_AVE - VCS	vE - VCSN_), N_ = -15mV to +15mV	591	600	609	μS

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, $VGNDS_ = 0V$, $VFB_ = VCSP_AVE = VCSP_ = VCSN_ = 1V$; [SerialVID = 1.00, FPWM MODE]; $TA = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$. All devices 100% tested at $TA = +25^{\circ}C$. Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP I	VIAX	UNITS				
IMAX_ LOGIC										
		Threshold 0, fault			3.65 x CC/50					
		Threshold 1, RSENSE = $0.65m\Omega$, $I_{MAX} = 39A$	14.20 x V _{CC} /50		4.65 x CC/50					
						Threshold 2, R _{SENSE} = 0.65 m Ω , I _{MAX} = 36 A	15.20 x V _{CC} /50		5.65 x CC/50	
			Threshold 3, RSENSE = $0.65m\Omega$, IMAXA/B = $30A/23A$	16.20 x V _{CC} /50		6.65 x CC/50				
		Threshold 4, RSENSE = $0.65m\Omega$, IMAXA/B = $26A/20A$	17.20 x V _{CC} /50		7.65 x CC/50					
		Threshold 5, R _{SENSE} = 0.75 m Ω , I _{MAX} = 3 9A	18.20 x V _{CC} /50		3.65 x CC/50					
		Threshold 6, RSENSE = $0.75m\Omega$, IMAX = $36A$	19.20 x V _{CC} /50		9.65 x CC/50					
		Threshold 7, RSENSE = $0.75m\Omega$, IMAX = $30A/23A$	20.20 x V _{CC} /50		0.65 x CC/50					
MAY Day in The Late		,	Threshold 8, RSENSE = $0.75m\Omega$, IMAX = $26A/20A$	21.20 x V _{CC} /50		1.65 x CC/50	V			
MAX_ Detection Thresholds			Threshold 9, RSENSE = $0.85m\Omega$, IMAX = $39A$	22.20 x V _{CC} /50		2.65 x CC/50				
		Threshold 10, RSENSE = $0.85m\Omega$, IMAX = $36A$	23.20 x V _{CC} /50		3.65 x					
		Threshold 11, R _{SENSE} = 0.85 m Ω , IMAXA/B = 30 A/23A	24.20 x VCC/50		4.65 x CC/50					
		Threshold 12, R _{SENSE} = 0.85 m Ω , IMAXA/B = 26 A/20A	25.20 x Vcc/50		5.65 x					
		Threshold 13, R _{SENSE} = $0.95m\Omega$, $I_{MAX} = 39A$	26.20 x VCC/50		6.65 x					
		Threshold 14, R _{SENSE} = 0.95mΩ, I _{MAX} = 36A	27.20 x VCC/50		7.65 x					
		Threshold 15, R _{SENSE} = 0.95 m Ω , IMAXA/B = 30 A/23A	28.20 x Vcc/50		3.65 x					
		Threshold 16, RSENSE = $0.95m\Omega$, IMAXA/B = $26A/20A$	29.20 x V _{CC} /50		9.65 x CC/50					
		Threshold 17, fault	30.20 x Vcc/50							

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $E_{IN} = V_{CC}$, $E_{IN} = 0$,

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS	
GATE DRIVERS								
DH_ Gate-Driver On-Resistance	Ron(dh)	BST LX_ forced to 5V	High state (pullup) Low state (pulldown)		0.9	2.5	Ω	
		High state (pullup)	Low state (pulldown)		0.7			
DL_ Gate-Driver On-Resistance	RON(DL)	High state (pullup) Low state (pulldown)			0.7	0.7	Ω	
		'' '	. V DOTD +- V		0.23	0.7		
Internal BST_ Switch On- Resistance	R _{BST}	BSTA1 to V _{DDA} , BSTA2 to V _{DD} = 5V	VDDA, BSTB to VDDB,		10	20	Ω	
DH_ Gate-Driver Source Current	I _{DH} (SRC)	DH_ forced to 2.5V, BST_	- LX_ forced to 5V		2.2		А	
DH_ Gate-Driver Sink Current	IDH(SINK)	DH_ forced to 2.5V, BST_	- LX_ forced to 5V		2.7		А	
DL_ Gate-Driver Source Current	IDL(SRC)	DL_ forced to 2.5V			2.7		А	
DL_ Gate-Driver Sink Current	IDL(SINK)	DL_ forced to 2.5V			8		А	
Driver Propagation Delay		DH_ low to DL_ high			30		ns	
Driver Fropagation Delay		DL_ low to DH_ high			30		115	
DL_ Transition Time		DL_ falling, C _{DL} = 3nF			20		ns	
DL_ Hansidon fille		DL_ rising, CDL = 3nF			20		110	
DH_ Transition Time		DH_ falling, C _{DH} = 3nF			20		20	
DH_ Transition Time		DH_ rising, CDH = 3nF			20		ns	
DRVPWMA, DRVPWMB Logic-High Voltage		ISOURCE = 3mA		V _{DD} _ - 0.4			V	
DRVPWMA, DRVPWMB Logic-Low Voltage		ISINK = 3mA				0.4	V	
LOGIC AND I/O								
Enable Input High Voltage	V _{EN_IH}			0.67			V	
Enable Input Low Voltage	VEN_IL					0.33	V	
Enable Input Current		$T_A = +25^{\circ}C$		-1		+1	μΑ	
SERIALVID INTERFACE (pe	r Intel Seria	IVID Specification—see the	ne Detailed Description)					
SerialVID Input Low Voltage (CLK, VDIO)	VIL			-0.1		+0.45	V	
SerialVID Input High Voltage (CLK, VDIO)	VIH			0.65		VTT + 1V	V	
SerialVID Output High Voltage (VDIO, ALERT#)	Voн	Open-drain pullup to VTT			VTT		V	
SerialVID Output Low Level (VDIO, ALERT#)	VoL	Open-drain pullup to VTT,	Rpu = 50Ω			0.36	V	

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, $VGNDS_ = 0V$, $VFB_ = VCSP_AVE = VCSP_ = VCSN_ = 1V$; [SerialVID = 1.00, FPWM MODE]; $TA = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $TA = +25^{\circ}C$. All devices 100% tested at $TA = +25^{\circ}C$. Limits over temperature guaranteed by design.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SerialVID Open-Drain Output On-Resistance (VDIO, ALERT#, VRHOT#)	Ron	ISINK = 30mA	4		13	Ω
SerialVID Logic-Input Leakage Current (CLK, VDIO)		T _A = +25°C	-1		+1	μΑ
ALERT# Deasserted Leakage Current		T _A = +25°C, V _A LERT# = 3.3V			1	μА
SerialVID Logic Slew Rate (CLK, VDIO, ALERT#)			0.5		2.0	V/ns
SerialVID Input Capacitance	CPAD				4	рF
CLK Frequency	fCLK		13	25	33.3	MHz
CLK Absolute Min/Max Period		Specified as a percentage of fCLK	-5		+5	%
CLK High Time	tHIGH	Specified as a percentage of t _{CLK} period	45			%
CLK Low Time	tLOW	Specified as a percentage of t _{CLK} period	45			%
Rise Time	trise		0.25	·	2.5	ns
Fall Time	tfall		0.25		2.5	ns
Duty Cycle			45		55	%
SerialVID Inactivity Timeout	trstna		0.14		0.40	μs

ELECTRICAL CHARACTERISTICS

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $EN = V_{CC}$, $V_{GNDS} = 0V$, $V_{FB} = V_{CSP} = V_$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
PWM CONTROLLER							
Input Voltage Range		VCC, VDDA, VDDB		4.5		5.5	V
		Measured at FB_	DAC codes from 1.000V to 1.520V	-0.8		+0.8	%
DC Output Voltage Accuracy	with respect to GNDS_; includes load regulation error	DAC codes from 0.800V to 0.995V	-8		+8	mV	
		(Note 2)	DAC codes from 0.250 to 0.795V	-8		+8	IIIV
Vostti en DIT Aggurgay		Upward transitions		-15		-5	mV
VSETTLED BIT Accuracy		Downward transitions		5		15	IIIV
GNDS_ Input Range				-200		+200	mV
GNDS_ Gain	AGNDS	ΔVOUT/ΔVGNDS_		0.97		1.03	V/V
Boot Voltage	\/poot	MAX17511N only, Reg A and Reg B		1.091		1.109	V
	Vвоот	MAX17511C only, Reg	B only	0.892		0.908] v

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $EN = V_{CC}$, $V_{GNDS} = 0V$, $V_{FB} = V_{CSP}AVE = V_{CSP} = V_{CSP} = 1V$; [SerialVID = 1.00, FPWM MODE]; $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Specifications to $-40^{\circ}C$ and $+105^{\circ}C$ are guaranteed by design, not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP MAX	UNITS	
		Measured at DHA_ (600kl R _{TON} = 96.7kΩ (MAX174 (MAX17511/MAX17511C/	,	157	213		
DHA_ On-Time (Note 3)	tona	Measured at DHA_, V_{IN} = R _{TON} = 200k Ω (MAX174 (MAX17511/MAX17511C/		276	338	ns	
		Measured at DHA_ (200kHz - 10%), R _{TON} = 303.3k Ω (MAX17411 only), R _{TON} = 151.65k Ω (MAX17511/MAX17511C/MAX17511N/MAX17511T)	470	638			
		Measured at DHB (600kl RTON = 96.7k Ω (MAX1748.35k Ω (MAX17511/MAMAX17511T)	411 only), RTON =	128	174		
DHB On-Time (Note 3)	tONB	$R_{TON} = 200k\Omega$ (MAX174	Measured at DHB, V_{IN} = 12V (300kHz + 10%), R_{TON} = 200k Ω (MAX17411 only), R_{TON} = 100k Ω (MAX17511/MAX17511C/MAX17511N/ MAX17511T)		277	ns	
		Measured at DHB (200kHz + 10%), RTON = 303.3k Ω (MAX17411 only), RTON = 151.65k Ω (MAX17511/MAX17511C/MAX17511N/MAX17511T)		385	521		
Minimum Off-Time (Note 3)	toff(MIN)	Measured at DH_		150	250	ns	
BIAS CURRENTS							
Quiescent Supply Current (VCC)	IBIAS	Measured at VCC, SKIP r the regulation point	mode, FB_ forced above		10	mA	
Shutdown Supply Current (VCC)		Measured at VCC, EN = 0	GND		30	μΑ	
SLEW-RATE CONTROL							
		V _{SR} = 0V or V _{SR} = 5V	SetVID - fast slew rate = 10mV/µs (min)	10			
Slew-Rate Accuracy		A2K = 0.0 OL A2K = 2A	SetVID - slow slew rate = 2.5mV/µs (min)	2.5		m\//uo	
		Von - 2V or Von 15V	SetVID - fast slew rate = 20mV/µs (min)	20		mV/µs	
		$V_{SR} = 3V \text{ or } V_{SR} = 1.5V$	SetVID - slow slew rate = 5mV/µs (min)	5			
Soft-Start Slew Rate		Non-zero VBOOT		2.5		mV/μs	
		Low			0.4		
SR Four-Level Logic		Mid-low		1.2	1.8	V	
Thresholds		Mid-high			V _C C - 1.2V	V	
		High		VCC - 0.4	V		

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $E_{IN} = V_{CC}$, $V_{GNDS} = 0V$, $V_{FB} = V_{CSP} = V_{CSP}$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
FAULT PROTECTION	01202	1					00
Upper POK_ (MAX17411/ MAX17511/MAX17511N/ MAX17511T) and Output Overvoltage Protection Trip Threshold (MAX17411/	Vovp	voltage or PWM	r output reaches the regulation mode; measured at FB_ with oltage target set by the VID code	200		300	mV
MAX17511/MAX17511C/ MAX17511N)			mode, and output has not reached oltage, measured at FB_	1.72		1.82	V
Lower POK_ and Output Undervoltage Protection Trip Threshold	Vuvp	Measured at FB voltage	_ with respect to unloaded output	-300		-200	mV
Output Undervoltage Propagation Delay	tuvp	FB_ forced 25m	V below trip threshold	100		350	μs
POK_ Output Low Voltage		ISINK = 4mA				0.3	V
VCC Undervoltage Lockout Threshold	Vuvlo	Rising edge, 50 disabled below	mV typical hysteresis, controller this level	4.05		4.45	V
THERMAL PROTECTION							
VR_HOT# Trip Threshold		edge; specify as	ERM_ with respect to V _{CC} falling s % error for all TEMP MAX DAC pical hysteresis = 100mV	49.5		50.5	%
Thermal Zone Registers Trip Points VALLEY CURRENT LIMIT A	AND DROOF	with respect to \corresponding t	omparator trip points, measured VCC, voltage threshold o TMAX x (1 - N%), N = 0, 3, 6, 9,	49 + 24 x N/31		51 + 24 x N/31	%
			RSENSE = $0.65m\Omega$, IMAXA = $39A$	22.5		28.5	
			RSENSE = $0.65m\Omega$, IMAXA = $36A$	21.5		27.5	-
			RSENSE = $0.65m\Omega$, IMAXA = $30A$	17.0		23.0	
			RSENSE = $0.65m\Omega$, IMAXA = $26A$	15.0		21.0	-
			RSENSE = $0.75m\Omega$, IMAXA = $39A$	27.0		33.0	
		\/	RSENSE = $0.75m\Omega$, IMAXA = $36A$	25.0		31.0	
		VCSP VCSN_, VSR = 0V,	RSENSE = $0.75m\Omega$, IMAXA = $30A$	20.0		26.0	
Valley Current-Limit	.,	VSR = 0V, VSR = 1.5V,	RSENSE = $0.75m\Omega$, IMAXA = $26A$	17.0		23.0	j ,,
Threshold Voltage (Positive)	VILIMA	or one-phase	RSENSE = $0.85\text{m}\Omega$, IMAXA = 39A	30.0		36.0	- mV
		operation	RSENSE = $0.85m\Omega$, IMAXA = $36A$	28.0		34.0	1
			RSENSE = $0.85m\Omega$, IMAXA = $30A$	22.5		28.5	1
			RSENSE = $0.85m\Omega$, IMAXA = $26A$	20.0		26.0]
			RSENSE = $0.95m\Omega$, IMAXA = $39A$	33.5		39.5	1
		RSENSE = $0.95m\Omega$, IMAXA = $36A$	31.0		37.0	1	
			RSENSE = $0.95m\Omega$, IMAXA = $30A$	25.0		31.0	1
			RSENSE = $0.95m\Omega$, $I_{MAXA} = 26A$	21.5		27.5	1

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $EN = V_{CC}$, $V_{GNDS} = 0V$, $V_{FB} = V_{CSP}$, $V_{CSP} = V_{CSP} = V_{CSP} = V_{CSP} = V_{CSP}$, $V_{FB} = V_{CSP}$,

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
			RSENSE = $0.65m\Omega$, $I_{MAXA} = 39A$	29.0		37.0	
			RSENSE = $0.65m\Omega$, IMAXA = $36A$	28.0		36.0	
			RSENSE = $0.65m\Omega$, $I_{MAXA} = 30A$	22.0		30.0	
			RSENSE = $0.65m\Omega$, IMAXA = $26A$	19.5		27.5	
			RSENSE = $0.75m\Omega$, $I_{MAXA} = 39A$	35.0		43.0	
		VCSP - VCSN ,	RSENSE = $0.75m\Omega$, $I_{MAXA} = 36A$	32.5		40.5	
		VSR = 3V	RSENSE = $0.75m\Omega$, $I_{MAXA} = 30A$	26.0		33.8	
Valley Current-Limit	\/	or VsR =	RSENSE = $0.75m\Omega$, $I_{MAXA} = 26A$	22.0		30.0	mV
Threshold Voltage (Positive)	Vilima	5V, exclude	RSENSE = $0.85m\Omega$, $I_{MAXA} = 39A$	39.0		47.0	IIIV
		one-phase	RSENSE = $0.85m\Omega$, $I_{MAXA} = 36A$	36.5		44.5	
		operation	RSENSE = $0.85m\Omega$, IMAXA = $30A$	29.0		37.0	
			RSENSE = $0.85m\Omega$, $I_{MAXA} = 26A$	26.0		34.0	
			RSENSE = $0.95m\Omega$, IMAXA = $39A$	43.5		51.5	
			RSENSE = $0.95m\Omega$, $I_{MAXA} = 36A$	40.0		48.0	
			RSENSE = $0.95m\Omega$, IMAXA = $30A$	32.5		40.5	
			RSENSE = $0.95m\Omega$, $I_{MAXA} = 26A$	28.0		36.0	
			RSENSE = $0.65m\Omega$, IMAXB = $39A$	22.5		28.5	
			RSENSE = $0.65m\Omega$, $I_{MAXB} = 36A$	21.5		27.5	
			RSENSE = $0.65m\Omega$, IMAXB = $23A$	13.0		19.0	
			RSENSE = $0.65m\Omega$, $I_{MAXB} = 20A$	11.0		17.0	
			RSENSE = $0.75m\Omega$, $I_{MAXB} = 39A$	27.0		33.0	
		V _{CSP} - V _{CSN} ,	RSENSE = $0.75m\Omega$, $I_{MAXB} = 36A$	25.0		31.0	
		$V_{SR} = 0V$	RSENSE = $0.75m\Omega$, $I_{MAXB} = 23A$	15.0		21.0	
Valley Current-Limit	\/	VSR = 1.5V,	RSENSE = $0.75m\Omega$, $I_{MAXB} = 20A$	13.0		19.0	\/
Threshold Voltage (Positive)	VILIMB	or one-phase	RSENSE = $0.85m\Omega$, IMAXB = $39A$	30.0		36.0	mV
		operation	RSENSE = $0.85m\Omega$, IMAXB = $36A$	28.0		34.0	
			RSENSE = $0.85m\Omega$, IMAXB = $23A$	17.0		23.0	
			RSENSE = $0.85m\Omega$, IMAXB = $20A$	15.0		21.0	
			RSENSE = $0.95m\Omega$, $I_{MAXB} = 39A$	33.5		39.5	
			RSENSE = $0.95m\Omega$, IMAXB = $36A$	31.0		37.0	1
			RSENSE = $0.95m\Omega$, $I_{MAXB} = 23A$	20.0		26.0	
			RSENSE = $0.95m\Omega$, IMAXB = $20A$	17.0		23.0	

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $E_{IN} = V_{CC}$, $V_{GNDS} = 0V$, $V_{FB} = V_{CSP} = V_{CSP}$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
			RSENSE = 0.65 m Ω , I _{MAXB} = 39 A	29.0		37.0	
			RSENSE = $0.65m\Omega$, IMAXB = $36A$	28.0		36.0	
			RSENSE = $0.65m\Omega$, $I_{MAXB} = 23A$	17.0		25.0	
			RSENSE = $0.65m\Omega$, IMAXB = $20A$	14.0		22.0	
			RSENSE = $0.75m\Omega$, $I_{MAXB} = 39A$	35.0		43.0	
		VCSP VCSN_,	RSENSE = $0.75m\Omega$, $I_{MAXB} = 36A$	32.5		40.5	
		V _{SR} = 3V	RSENSE = $0.75m\Omega$, $I_{MAXB} = 23A$	19.5		27.5	
Valley Current-Limit	VIIIIAD	or VsR = 5V, exclude	RSENSE = $0.75m\Omega$, $I_{MAXB} = 20A$	17.0		25.0	mV
Threshold Voltage (Positive)	VILIMB	one-phase	RSENSE = $0.85m\Omega$, $I_{MAXB} = 39A$	39.0		47.0	IIIV
		operation	RSENSE = $0.85m\Omega$, $I_{MAXB} = 36A$	36.5		44.5	
			RSENSE = $0.85m\Omega$, IMAXB = $23A$	22.0		30.0	
			RSENSE = $0.85m\Omega$, $I_{MAXB} = 20A$	19.5		27.5	
			RSENSE = $0.95m\Omega$, IMAXB = $39A$	43.5		51.5	
			RSENSE = $0.95m\Omega$, $I_{MAXB} = 36A$	40.0		48.0	
			RSENSE = $0.95m\Omega$, IMAXB = $23A$	26.0		34.0	
			RSENSE = $0.95m\Omega$, $I_{MAXB} = 20A$	22.0		30.0	
Current-Balance Offset Voltage				-1.5		+1.5	mV
Phase Disable Threshold		CSPB2, CSPB1,	CSPA3, CSPA2, CSPA1	3		V _C C - 0.4	V
FB_ Droop Amplifier (G _{MD}) Offset		VCSP_AVE - VCS	N_ at IFB_ = 0mA	-1.0		+1.0	mV
FB_ Droop Amplifier (G _{MD}) Transconductance		ΔIFB_/Δ(VCSP_A) VCSP_AVE - VCS	VE - VCSN_), N_ = -15mV to +15mV	588		612	μS

MIXIM

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. $V_{IN} = 10V$, $V_{CC} = V_{DDA} = V_{DDB} = 5V$, $EN = V_{CC}$, $V_{GNDS} = 0V$, $V_{FB} = V_{CSP}$, $V_{FB} = V_$

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
IMAX_ LOGIC							
		Threshold 0, fault				13.65 x V _{CC} /50	
		Threshold 1, RSENSE =	= 0.65 m Ω , IMAX = 39 A	14.20 x V _{CC} /50		14.65 x V _{CC} /50	
		Threshold 2, RSENSE =	= $0.65 \text{m}\Omega$, $I_{\text{MAX}} = 36 \text{A}$	15.20 x VCC/50		15.65 x VCC/50	
		Threshold 3, RSENSE = IMAXA/B = 30A/23A	= 0.65 m Ω ,	16.20 x V _{CC} /50		16.65 x V _{CC} /50	
		Threshold 4, RSENSE = IMAXA/B = 26A/20A	= $0.65 \mathrm{m}\Omega,$	17.20 x V _{CC} /50		17.65 x V _{CC} /50	
			= 0.75mΩ, I _{MAX} = 39A	18.20 x Vcc/50		18.65 x Vcc/50	
		Threshold 6, RSENSE =	= 0.75mΩ, I _{MAX} = 36A	19.20 x V _{CC} /50		19.65 x VCC/50	
		Threshold 7, RSENSE =	= $0.75 \text{m}\Omega$, $I_{MAX} = 30 \text{A}/23 \text{A}$	20.20 x V _{CC} /50	x 20.65 x		
IMAX_ Detection		Threshold 8, RSENSE =	= $0.75 \text{m}\Omega$, $I_{\text{MAX}} = 26 \text{A}/20 \text{A}$	21.20 x VCC/50		21.65 x VCC/50	V
Thresholds		Threshold 9, RSENSE =	= $0.85 \text{m}\Omega$, $I_{\text{MAX}} = 39 \text{A}$	22.20 x V _{CC} /50		22.65 x V _{CC} /50 23.65 x V _{CC} /50	V
		Threshold 10, RSENSE	= 0.85 m Ω , IMAX = 36 A	23.20 x V _{CC} /50			
		Threshold 11, RSENSE IMAXA/B = 30A/23A	$=0.85$ m Ω ,	24.20 x Vcc/50		24.65 x Vcc/50	<
		Threshold 12, RSENSE IMAXA/B = 26A/20A	$=0.85$ m Ω ,	25.20 x V _{CC} /50		25.65 x V _{CC} /50	
		Threshold 13, RSENSE	= 0.95 m Ω , IMAX = 39 A	26.20 x V _{CC} /50		26.65 x V _{CC} /50	
		Threshold 14, RSENSE	= $0.95m\Omega$, $I_{MAX} = 36A$	27.20 x Vcc/50		27.65 x Vcc/50	
		Threshold 15, RSENSE IMAXA/B = 30A/23A	= 0.95 m Ω ,	28.20 x V _{CC} /50		28.65 x V _{CC} /50	
		Threshold 16, RSENSE = $0.95m\Omega$, IMAXA/B = $26A/20A$ Threshold 17, fault		29.20 x V _{CC} /50		29.65 x V _{CC} /50	
				30.20 x VCC/50			
GATE DRIVERS		l		1 33,23			
DH_ Gate-Driver On- Resistance	RON(DH)	BST LX_ forced to 5V	High state (pullup) Low state (pulldown)			2.5	Ω
DL_ Gate-Driver On-	RON(DL)	High state (pullup)	Low state (palladwill)			2.0	Ω
Resistance NON(DL)		Low state (pulldown)			0.7		

ELECTRICAL CHARACTERISTICS (continued)

(Circuits of Figures 1 and 2. VIN = 10V, VCC = VDDA = VDDB = 5V, EN = VCC, VGNDS_ = 0V, VFB_ = VCSP_AVE = VCSP_ = VCSP_ = 1V; [SerialVID = 1.00, FPWM MODE]; **TA = -40°C to +105°C**, unless otherwise noted. Specifications to -40°C and +105°C are guaranteed by design, not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Internal BST_ Switch On- Resistance	R _{BST}	BSTA1 to V _{DDA} , BSTA2 to V _{DDA} , BSTB to V _{DDB} V _{DD} = 5V			20	Ω
DRVPWMA, DRVPWMB Logic-High Voltage		ISOURCE = 3mA	VDD_ - 0.4			V
DRVPWMA, DRVPWMB Logic-Low Voltage		ISINK = 3mA			0.4	V
LOGIC AND I/O						
Enable Input High Voltage	VEN_IH		0.67			V
Enable Input Low Voltage	VEN_IL				0.33	V
SERIALVID INTERFACE (pe	er Intel Seria	aIVID specification—see the Detailed Description)				
SerialVID Input Low Voltage (CLK, VDIO)	VIL		-0.1		+0.45	V
SerialVID Input High Voltage (CLK, VDIO)	VIH		0.65		V _{TT} + 1V	V
SerialVID Output Low Level (VDIO, ALERT#)	VoL	Open-drain pullup to V _{TT} , R _{PU} = 50Ω			0.36	V
SerialVID Open-Drain Output On-Resistance (VDIO, ALERT#, VRHOT#)	Ron	ISINK = 30mA, T _A = 0°C to +105°C	4		13	Ω
SerialVID Logic Slew Rate (CLK, VDIO, ALERT#)			0.5		2.0	V/ns
SerialVID Input Capacitance	CPAD				4	pF
CLK Frequency	fCLK		13		33.3	MHz
CLK Absolute Min/Max Period		Specified as a percentage of fCLK	-5		+5	%
CLK High Time	tHIGH	Specified as a percentage of tCLK period	45			%
CLK Low Time	tLOW	Specified as a percentage of tCLK period	45			%
Rise Time	trise		0.25		2.5	ns
Fall Time	tfall		0.25		2.5	ns
Duty Cycle			45		55	%
SerialVID Inactivity Timeout	trstna		0.14		0.40	μs

Note 2: The equation for the target voltage V_{TARGET} is:


VTARGET = the slew-rate-controlled version of either VDAC

where $V_{DAC} = 0V$ for shutdown, $V_{DAC} = V_{BOOT}$ during startup, otherwise $V_{DAC} = V_{ID}$ (the V_{ID} voltages for all possible VID codes are given in Table 3 and $V_{OFFSET} =$ the negative or positive offset to the output voltage based on the voltage set from the offset register and the mode of operation (startup, shutdown, deeper sleep, or normal operation), as defined elsewhere in this document.

Note 3: On-time and minimum off-time specifications are measured from 50% to 50% at the DH_ pin, with LX_ forced to 0V, BST_ forced to 5V, and a 500pF capacitor from DH_ to LX_ to simulate external MOSFET gate capacitance. Actual in-circuit times may be different due to MOSFET switching speeds.


Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



REG A EFFICIENCY vs. LOAD CURRENT IN PS1 AND PS2 STATES (SVID = 0.65V) 100 90 80 70 EFFICIENCY (%) 60 50 40 30 ---- PS2 STATE 20 - PS1 STATE 10 0.1 10 100 LOAD CURRENT (A)

REG B EFFICIENCY vs. LOAD CURRENT



VS. LOAD CURRENT IN PS1 AND PS2 STATES (SVID = 0.65V)

0.66

0.65

0.61

0.60

0.61

0.60

0.61

0.60

0.61


0.60


0.61

0.60


5 10 15 20 25


LOAD CURRENT (A)






IN PS1 AND PS2 STATES (SVID = 0.65V)






Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, unless otherwise noted.)$




NON-ZERO V_{BOOT} STARTUP WAVEFORMS (V_{BOOT}, 1.05V) (MAX17511/MAX17511T ONLY)




REG A LOAD-TRANSIENT RESPONSE




REG B SWITCHING FREQUENCY vs. LOAD CURRENT (SVID = 0.65V) (MAX17511/C/N/T ONLY)




SHUTDOWN WAVEFORMS



REG B LOAD-TRANSIENT RESPONSE (MAX17511/C/N/T ONLY)



Pin Configurations



Pin Description

	PIN		
MAX17411	MAX17511/ MAX17511C/ MAX17511N/ MAX17511T	NAME	FUNCTION
1	_	TONB	Switching Frequency Adjustment Input for Regulator B. An external resistor between the input power source and TONB sets the switching period (per phase) for regulator B according to the following equation: $t_{SWB} = (R_{TONB} + 6.5k\Omega) \times 14.6pF$ where fswB = 1/tswB is the nominal switching frequency. TONB is high-impedance in shutdown. If REG B is disabled, connect TONB to GND or VCC.
_	2	TON	Switching Frequency Adjustment Input for Both Regulators. An external resistor between the input power source and TON sets the switching period (per phase) according to the following equations: $t_{SWA} = (2 \times RTON + 6.5k\Omega) \times 17.9pF$ $t_{SWB} = (2 \times RTON + 6.5k\Omega) \times 14.6pF$ where $f_{SW} = 1/t_{SW}$ is the nominal switching frequency. If REG B is disabled: $t_{SWA} = (R_{TON} + 6.5k\Omega) \times 17.9pF$ TON is high-impedance in shutdown.

	PIN		
MAX17411	MAX17511/ MAX17511C/ MAX17511N/ MAX17511T	NAME	FUNCTION
2	3	GNDSA	Ground Remote-Sense Input for Regulator A. Connect GNDSA to the ground-sense pin of the CPU located directly at the point of load. GNDSA internally connects to an internal transconductance amplifier that adjusts the output voltage to compensate for voltage drops between the controller analog ground and the load ground.
3	4	FBA	Feedback Remote-Sense Input and Voltage Positioning Transconductance (VPS) Amplifier Output for Regulator A. Connect a resistor (RFBA) between FBA and the positive side of the feedback remote sense (the CPU output remote sense (VCC_SENSE)) to set the DC steady-state droop based on the voltage-positioning gain requirement. RFBA = (NPH x RDROOP)/(RSENSEA x GMD) where RDROOP is the desired voltage-positioning slope, GMD = 600µS (typ), and RSENSEA is the current-sense resistance with respect to the CSPAAVE to CSNA current-sense inputs. See the CSP_AVE - CSN_ Inputs section. FBA is internally connected to the input of an error comparator and an integrator that corrects for output ripple, error comparator offsets, and the ground-sense offset of regulator A as shown in Figure 5. Shorting FBA directly to the output disables voltage positioning, but impacts the stability requirements. Designs that disable voltage positioning require a higher minimum output capacitance ESR to maintain stability (see the Output Capacitor Selection section). FBA enters a high-impedance state in shutdown.
4	5	VR_HOT#	Open-Drain Output of the Thermal Comparators that monitor THERMA and THERMB. These comparators are wire-ORed with output at VR_HOT#. This output is required as backup to the temperature zone register in the event of an SVID bus failure. The comparator responds to the temperature threshold voltage of 2.5V at THERMA OR THERMB. This threshold is equivalent to the 100% threshold defined in the Temperature-Zone register (12h).
5, 20	_	AGND	Analog Ground

	PIN		
MAX17411	MAX17511/ MAX17511C/ MAX17511N/ MAX17511T	NAME	FUNCTION
6	6	FBB	Feedback Remote-Sense Input and Voltage Positioning Transconductance (VPS) Amplifier Output for Regulator B. Connect a resistor (RFBB) between FBB and the positive side of the feedback remote sense to set the DC steady-state droop based on the voltage-positioning gain requirement. RFBB = (NPH x RDROOP)/(RSENSEB x GMD) where RDROOP is the desired voltage-positioning slope, GMD = 600µS (typ), and RSENSEB is the current-sense resistance with respect to the CSPBAVE to CSNB (MAX17411) or CSPB1 - CSNB (MAX17511/MAX17511C/MAX17511N/MAX17511T) current-sense inputs. See the CSP_AVE - CSN_ Inputs section. FBB is internally connected to the input of an error comparator and an integrator that corrects for output ripple, error comparator offsets, and the ground-sense offset of regulator B as shown in Figures 6 and 7. Shorting FBB directly to the output disables voltage positioning, but impacts the stability requirements. Designs that disable voltage positioning require a higher minimum output capacitance ESR to maintain stability (see the Output Capacitor Selection section). FBB enters a high-impedance state in shutdown.
7	7	GNDSB	Ground Remote-Sense Input for Regulator B. Connect GNDSB to the ground-sense pin of the GFX located directly at the point of load. GNDSB internally connects to an internal transconductance amplifier that adjusts the output voltage to compensate for voltage drops between the controller analog ground and the load ground.
8	_	CSPBAVE	Positive Current-Sense Average Input for Regulator B. Connect CSPBAVE to the positive side of the differential output of external current-sense averaging network. The averaging is achieved by using a resistive summation and current-sense resistors, or by using a parallel DCR sense network with a single NTC thermistor for thermal compensation (see Figure 9). The average current-sense input is used for the load-line and current monitor.
9	8	CSPB1	Positive Current-Sense Input for Regulator B. Connect CSPB1 to the positive side of the current-sense resistor or the DCR sense filter capacitor of regulator B as shown in Figure 8. To <i>completely</i> disable Regulator B, Connect CSPB1 and CSPB2 to VCC. Also leave BSTB, DHB, LXB, DLB, CSPBAVE, and CSNB unconnected. Address 1 is disabled from the SVID bus.
10	9	CSNB	Negative Current-Sense Input of Regulator B. Connect CSNB to the negative side of the current-sense element as shown in Figure 8. An internal 20Ω discharge MOSFET between CSNB and ground is enabled under an input UVLO or shutdown condition. A bypass capacitor between CSNB and GND in the range of 1nF to 0.1 μ F is recommended.

ı	PIN		
MAX17411	MAX17511/ MAX17511C/ MAX17511N/ MAX17511T	NAME	FUNCTION
11	_	CSPB2	Positive Current-Sense Input for Second Phase of Regulator B. Connect CSPB2 to the positive side of the current-sense element of the second phase of regulator B as shown in Figure 8.Connect CSPB2 to VCC and leave DRVPWMB unconnected to disable the second phase of Regulator B.
12	10	POKB	Open-Drain Power-Good Output for Regulator B. During soft-start and shutdown, POKB stays low. At the end of soft-start, approximately 20µs (typ) after FBB reaches the output voltage set by the VID code, POKB becomes high-impedance and remains high-impedance as long as FBB is in regulation. POKB is blanked high-impedance when the slew-rate controller for regulator B is active (VID transition occurs). In pulse-skipping mode, the upper POKB threshold is blanked during downward transitions until the output voltage reaches its regulation value.POKB is forced low in shutdown (EN = GND) and after any fault condition is detected on either regulator.To obtain a logic signal, pull up POKB with an external resistor connected to a positive logic supply of +5V and lower.
13	_	DRVPWMB	Direct-Drive PWM Output for Controlling the External Second Phase Driver for Regulator B. DRVPWMB is three-stated in shutdown when the controller detects an output overvoltage fault condition on regulator B.
14	11	BSTB	Boost Flying Capacitor Connection for High-Side Gate Voltage for the First Phase of Regulator B. Connect a ceramic capacitor between BSTB and LXB. See the <i>Boost Capacitors</i> section.
15	12	LXB	Inductor Connection for the First Phase of Regulator B. LXB serves as the lower supply rail for the DHB high-side gate driver. LXB is also used as an input to the zero-crossing comparator for regulator B.
16	13	DHB	High-Side Gate-Driver Output for Regulator B. DHB output voltage swings from VBSTB to VLXB. DHB is pulled low in shutdown.
17	_	PGNDB	Power Ground of the Low-Side Driver of Regulator B
18	14	DLB	Low-Side Gate-Driver Output for the First Phase of Regulator B. DLB output voltage swings from VDDB to GND. DLB is forced high when the controller detects an output overvoltage fault condition on regulator B. DLB is forced low in shutdown and in pulse-skipping mode when an inductor current zero crossing (LXB - GND) is detected.
19	15	VDDB	Driver-Supply Voltage Input for Regulator B. VDDB provides power for the low-side driver of regulator B and is used to recharge the BSTB flying capacitor during the on-time of DLB. Connect VDDB to the 4.5V to 5.5V system supply voltage. Bypass VDDB to power ground with a 1µF or greater ceramic capacitor.
21	16	VDIO	Serial VID Input/Output
22	17	ALERT#	Serial VID Alert Output. ALERT# is in the high state in shutdown.
23	18	CLK	Serial VID Clock Input

	PIN		
MAX17411	MAX17511/ MAX17511C/ MAX17511N/ MAX17511T	NAME	FUNCTION
24	19	POKA	Open-Drain Power-Good Output for Regulator A. During soft-start and shutdown, POKA stays low. At the end of soft-start, approximately 20µs (typ) after FBA reaches the output voltage set by the VID code, POKA becomes high-impedance and remains high-impedance as long as FBA is in regulation. POKA is blanked high-impedance when the slew-rate controller for regulator A is active (VID transition occurs). In pulse-skipping mode, the upper POKA threshold is blanked during downward transitions until the output voltage reaches its regulation value. POKA is forced low in shutdown (EN = GND) and after any fault condition is detected on either regulator. To obtain a logic signal, pull up POKA with an external resistor connected to a positive logic supply of +5V and lower.
25	20	BSTA1	Boost Flying Capacitor Connection for High-Side Gate Voltage for the First Phase of Regulator A. Connect a ceramic capacitor between BSTA1 and LXA1. See the <i>Boost Capacitors</i> section.
26	21	LXA1	Inductor Connection for the First Phase of Regulator A. LXA1 serves as the lower supply rail for the DHA1 high-side gate driver. LXA1 is also used as an input to the zero-crossing comparator for regulator A.
27	22	DHA1	High-Side Gate-Driver Output for the First Phase of Regulator A. DHA1 output voltage swings from VBSTA1 to VLXA1. DHA1 is pulled low in shutdown.
28	23	DLA1	Low-Side Gate-Driver Output for the First Phase of Regulator A. DLA1 output voltage swings from V _{DDA} to V _{GND} . DLA1 is forced high when the controller detects an output overvoltage fault condition on regulator A. DLA1 is forced low in shutdown and in pulse-skipping mode when an inductor current zero crossing (LXA1 - GND) is detected.
29	24	VDDA	Driver Supply Voltage Input for Regulator A. V _{DDA} is the driver supply voltage used for the DLA_ low-side drivers, and to recharge the BSTA_ flying capacitors when the corresponding DLA_s are high. Connect V _{DDA} to the 4.5V to 5.5V system supply voltage. Bypass V _{DDA} to power ground with a 1µF or greater ceramic capacitor.
30	_	PGNDA	Power Ground of the Low-Side Drivers of Regulator A.
31	25	DLA2	Low-Side Gate-Driver Output for the Second Phase of Regulator A. DLA2 Output Voltage swings from VDDA to VGND. DLA2 is forced high when the controller detects an output overvoltage fault condition on regulator A. DLA2 is forced low in shutdown and in pulse-skipping mode when an inductor current zero crossing (LXA2 - GND) is detected.
32	26	DHA2	High-Side Gate-Driver Output for the Second Phase of Regulator A. DHA2 Output Voltage swings from VBSTA2 to VLXA2. DHA2 is pulled low in shutdown.
33	27	LXA2	Inductor Connection for the Second Phase of Regulator A. LXA2 serves as the lower supply rail for the DHA2 high-side gate driver. LXA2 is also used as an input to the zero crossing comparator for Regulator A.

Pin Description (continued)

PIN					
MAX17411	MAX17511/ MAX17511C/ MAX17511N/ MAX17511T	NAME		FUNCTION	
34	28	BSTA2	Boost Flying Capacitor Connection for High-Side Gate Voltage for the Second Phase of Regulator A. Connect a ceramic capacitor between BSTA2 and LXA2. See the <i>Boost Capacitors</i> section.		
35	29	IMAXA	Maximum Current Threshold for Regulator A. This multivalued logic input sets the valley current limit and compensates for inductor DCR. The maximum output current value in register 21h is determined by the number of phases times the maximum output current per phase set by IMAXA. If the voltage applied to IMAXA is not within the defined threshold, the MAX17411/MAX17511/MAX17511C/MAX17511N/MAX17511T detect a fault and latch off. See Table 6 for more details.		
36	30	IMAXB	Maximum Current Threshold for Regulator B. This multivalued logic input sets the valley current limit and compensates for inductor DCR. The maximum output current value in register 21h is determined by the number of phases times the maximum output current per phase set by IMAXB. If the voltage applied to IMAXB is not within the defined threshold, the MAX17411/MAX17511/MAX17511C/MAX17511N/MAX17511T detect a fault and latch off. See Table 6 for more details.		
37	31	DRVPWMA	Direct-Drive PWM Output for Controlling the External Third Phase Driver for Regulator A. DRVPWMA is three-stated in shutdown when the controller detects an output overvoltage fault condition on regulator A.		
00	32	SR	Fast Slew-Rate Adjustment for Both Regulators. The SR setting determines the value stored in the Slew Rate Fast (24h) and Slew Rate Slow (25h) registers. The input uses a four-level voltage sense to determine the slew rate setting upon power-up and if NTC are used for the CSP_ signals. The SR values in the registers (24h and 25h) change accordingly.		
38			SR THRESHOLD (V)	SR (min) (mV/µs)	NTC
			0	10	Yes
			1.5	20	Yes
			3	20	No
			Vcc	10	No
39	33	THERMA	Thermal-Sense Input for Regulator A. Connect THERMA to a resistor/thermistor-divider network between VCC and THERMA to analog ground. The VR_HOT# is pulled low when the voltage at THERMA or THERMB drops below 0.5 x VCC. If THERMA is held low at startup, REG A is forced in to non-zero VBOOT mode with an output voltage of 1.05V (MAX17411/MAX17511/MAX17511T).		
40	34	THERMB	Thermal-Sense Input for Regulator B. Connect THERMB to a resistor/thermistor-divider network between VCC and THERMB to analog ground. The VR_HOT# is pulled low when the voltage at THERMA or THERMB drops below 0.5 x VCC. If THERMB is held low at startup, REG B is forced in to non-zero VBOOT mode with a output voltage of 1.05V (MAX17411/MAX175117).		
41	35	CSPAAVE	Positive Current-Sense Average Input for Regulator A. Connect CSPAAVE to the positive side of the differential output of external current-sense averaging network. The averaging is achieved by using a resistive summation and current-sense resistors, or by using a parallel DCR sense network with a single NTC thermistor for thermal compensation (see Figures 1, 2, and 3). The average current-sense input is used for the load-line and current monitor.		

N/IXI/N

PIN				
MAX17411	MAX17511/ MAX17511C/ MAX17511N/ MAX17511T	NAME	FUNCTION	
42	36	CSPA1	Positive Current-Sense Input for the First Phase of Regulator A. Connect CSPA1 to the positive side of the current-sense resistor or the DCR sense filter capacitor of regulator A as shown in Figure 8. To <i>completely</i> disable Regulator A, connect CSPA1, CSPA2, and CSPA3 to VCC and leave BSTA1, DHA1, LXA1, DLA1, CSPAAVE, and CSNA unconnected. Address 0 is also disabled from the SVID bus.	
43	37	CSNA	Negative Current-Sense Input of Regulator A. Connect CSNA to the negative side of the current-sense element as shown in Figure 8. An internal 20Ω discharge MOSFET between CSNA and ground is enabled under an input UVLO or shutdown condition. A bypass capacitor between CSNA and GND in the range of 1nF to $0.1\mu\text{F}$ is recommended.	
44	38	CSPA2	Positive Current-Sense Input for the Second Phase of Regulator A. Connect CSPA2 to the positive side of the current-sense resistor or the DCR sense filter capacitor or regulator A as shown in Figure 8. To <i>completely</i> disable Regulator A, connect CSPA1, CSPA2, and CSPA3 to VCC. Address 0 is also disabled from the SVID bus. When Phase 2 is disabled, leave BSTA2, DHA2, LXA2, and DLA2 unconnected. If phase 2 is disabled, phase 3 must be disabled as well.	
45	39	CSPA3	Positive Current-Sense Input for Third Phase of Regulator A. Connect CSPA3 to the positive side of the current-sense element of the third phase of regulator A as shown in Figure 8. Connect CSPA3 to VCC and leave DRVPWMA unconnected to disable the third phase of Regulator A.	
46	40	Vcc	Analog Supply Voltage. Connect to a filtered 4.5V to 5.5V source. Bypass VCC to AGND with a $1\mu F$ or greater ceramic capacitor.	
47	1	EN	Controller Enable Input. Pull EN high or connect EN to VCC for normal operation. Connect to ground to put the controller into its $30\mu\text{A}$ (max) shutdown state. During soft-start, the controller slowly ramps the output voltage up to the boot voltage with a $2.5\text{mV/}\mu\text{s}$ (min) slew rate. During the transition from normal operation to shutdown, the output is discharged through a 20Ω internal CSN_ FET. Toggling EN resets the fault latches. EN cannot withstand the battery voltage.	
48	_	TONA	Switching Frequency Adjustment Input for Regulator A. An external resistor between the input power source and TONA sets the switching period (per phase) for regulator A according to the following equation: $t_{SWA} = (R_{TONA} + 6.5 k\Omega) \times 17.9 pF$ where fswa = 1/tswa is the nominal switching frequency. TONA is high-impedance in shutdown. If REG A is disabled, connect TONA to GND.	
EP	_	PAD (AGND)	Exposed Pad. Connect EP to the ground plane with thermally enhanced vias.	
_	EP	PAD (GND)	Exposed Pad. Connect EP to the ground plane with thermally enhanced vias. Power ground pads and analog ground pads are all internally connected to the exposed pad.	