# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



19-4723; Rev 0; 7/09

**EVALUATION KIT AVAILABLE**

## **MAXM** 1-Phase Quick-PWM Intel IMVP-6.5/GMCH Controllers

### General Description

The MAX17528 comprises 1-phase Quick-PWM™ stepdown VID power-supply controllers for Intel notebook CPUs. The Quick-PWM control provides instantaneous response to fast-load current steps. Active voltage positioning reduces power dissipation and bulk output capacitance requirements and allows ideal positioning compensation for tantalum, polymer, or ceramic bulk output capacitors.

The MAX17528 is intended for two different notebook CPU/GPU core applications: either bucking down the battery directly to create the core voltage, or bucking down the +5V system supply. The single-stage conversion method allows these devices to directly step down highvoltage batteries for the highest possible efficiency. Alternatively, 2-stage conversion (stepping down the +5V system supply instead of the battery) at higher switching frequency provides the minimum possible physical size.

A slew-rate controller allows controlled transitions between VID codes. A thermistor-based temperature sensor provides programmable thermal protection. A current monitor provides an analog output current proportional to the processor load current.

The MAX17528 implements both the Intel IMVP-6.5 CPU core specifications (CLKEN pullup to 3.3V), as well as the Intel GMCH graphics core specifications  $(\overline{CLKEN} = \text{GND})$ . The MAX17528 is available in a 32-pin, 5mm x 5mm TQFN package.

#### Applications

IMVP-6.5 Core Power Supply

Intel GMCH 2009

Intel Calpella Platforms

Graphics Core Power Supply

Voltage-Positioned Step-Down Converters

1-to-4 Lithium-Ion (Li+)-Cell Battery-to-CPU Core Supply Converters

Notebooks/Desktops/Servers

#### Features

- ♦ **1-Phase Quick-PWM Controller**
- ♦ **±0.5% VOUT Accuracy Over Line, Load, and Temperature**
- ♦ **7-Bit IMVP-6.5 DAC**
- ♦ **IMVP-6.5 and GMCH Compliant**
- ♦ **Active Voltage Positioning with Adjustable Gain**
- ♦ **Accurate Droop and Current Limit**
- ♦ **Remote Output and Ground Sense**
- ♦ **Adjustable Output-Voltage Slew Rate**
- ♦ **Power-Good Window Comparator**
- ♦ **Current Monitor**
- ♦ **Temperature Comparator**
- ♦ **Drives Large Synchronous Rectifier FETs**
- ♦ **2V to 26V Battery Input Range**
- ♦ **Adjustable Switching Frequency (600kHz max)**
- ♦ **Undervoltage and Thermal-Fault Protection**
- ♦ **Soft-Startup and Soft-Shutdown**
- ♦ **Internal Boost Diode**

#### Ordering Information



+Denotes a lead(Pb)-free/RoHS-compliant package.  $E = Exposed pad$ .

### Pin Configuration



Quick-PWM is a trademark of Maxim Integrated Products, Inc.

#### **MAXIM**

**\_ Maxim Integrated Products 1**

**For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.**

#### **ABSOLUTE MAXIMUM RATINGS**



**Note 1:** SHDN can be forced to 12V for the purpose of debugging prototype breadboards using the no-fault test mode, which disables fault protection.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = V<sub>CC</sub> = 5V, CLKEN pullup to 3.3V with 1.9k $\Omega$ , SHDN = SLOW = ILIM = PGDIN = V<sub>CC</sub>, SKIP = GNDS = PGND = GND, VFB = VCSP = VCSN = 1.200V, D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = 0°C to +85°C**, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)



**2 \_**



 $B = 0.3V$  to  $+30V$ 

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = V<sub>CC</sub> = 5V, <del>CLKEN</del> pullup to 3.3V with 1.9kΩ, SHDN = SLOW = ILIM = PGDIN = V<sub>CC</sub>, SKIP = GNDS = PGND = GND, VFB = VCSP = VCSN = 1.200V, D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = 0°C to +85°C**, unless otherwise specified. Typical values are at  $TA = +25^{\circ}C$ .) (Note 2)





#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = V<sub>CC</sub> = 5V, <del>CLKEN</del> pullup to 3.3V with 1.9kΩ, SHDN = SLOW = ILIM = PGDIN = V<sub>CC</sub>, SKIP = GNDS = PGND = GND, VFB = VCSP = VCSN = 1.200V, D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = 0°C to +85°C**, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)



**MAXIM** 

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = V<sub>CC</sub> = 5V, <del>CLKEN</del> pullup to 3.3V with 1.9kΩ, SHDN = SLOW = ILIM = PGDIN = V<sub>CC</sub>, SKIP = GNDS = PGND = GND, VFB = VCSP = VCSN = 1.200V, D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = 0°C to +85°C**, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)



### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = V<sub>CC</sub> = 5V, <del>CLKEN</del> pullup to 3.3V with 1.9kΩ, SHDN = SLOW = ILIM = PGDIN = V<sub>CC</sub>, SKIP = GNDS = PGND = GND, VFB = VCSP = VCSN = 1.200V, D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = -40°C to +105°C**, unless otherwise specified.) (Note 2)



**MAXIM** 

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = V<sub>CC</sub> = 5V, <del>CLKEN</del> pullup to 3.3V with 1.9kΩ, SHDN = SLOW = ILIM = PGDIN = V<sub>CC</sub>, SKIP = GNDS = PGND = GND, VFB = VCSP = VCSN = 1.200V, D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = -40°C to +105°C**, unless otherwise specified.) (Note 2)



#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = V<sub>CC</sub> = 5V, <del>CLKEN</del> pullup to 3.3V with 1.9kΩ, SHDN = SLOW = ILIM = PGDIN = V<sub>CC</sub>, SKIP = GNDS = PGND = GND, VFB = VCSP = VCSN = 1.200V, D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = -40°C to +105°C**, unless otherwise specified.) (Note 2)



**Note 2:** Limits are 100% production tested at T<sub>A</sub> = +25°C. Maximum and minimum limits over temperature are guaranteed by design and characterization.

**Note 3:** The equation for the target voltage V<sub>TARGET</sub> is:

VTARGET = the slew-rate-controlled version of V<sub>DAC</sub>, where V<sub>DAC</sub> = 0V for shutdown, V<sub>DAC</sub> = V<sub>BOOT</sub> (IMVP-6.5) or V<sub>VID</sub> (GMCH) during startup, and  $V_{\text{DAC}} = V_{\text{VID}}$  otherwise (the  $V_{\text{VID}}$  voltages for all possible VID codes are given in Table 2). In pulse-skipping mode, the output rises by approximately 1.5% when transitioning from continuous conduction to no load. **Note 4:** On-time and minimum off-time specifications are measured from 50% to 50% at the DH pin, with LX forced to 0V, BST forced

to 5V, and a 500pF capacitor from DH to LX to simulate external MOSFET gate capacitance. Actual in-circuit times can be different due to MOSFET switching speeds.





MAX17528 **MAX17528** MAX17528 toc03

 $(T_A = +25^{\circ}C$ , unless otherwise noted. Circuit of Figure 1.)

OUTPUT VOLTAGE (V)

Typical Operating Characteristics (continued)  $(T_A = +25^{\circ}C$ , unless otherwise noted. Circuit of Figure 1.)  $V<sub>OUT</sub> = 0.65V N0-L0AD$ NO-LOAD SUPPLY CURRENT SUPPLY CURRENT vs. INPUT VOLTAGE vs. INPUT VOLTAGE 100 100 MAX17528 toc10 MAX17528 toc11 I(PW<sub>N</sub> I I IN (PWM) ICC + IDD (PWM) SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) 10  $C + I_{DD}$  (PWM) 10 IBIAS (mA) I<sub>CC</sub> + I<sub>DD</sub> (SKIP) ICC + IDD (SKIP) 1 1 l<sub>in</sub> (SKIP) I<sub>IN</sub> (SKIP) **SKIP MODE** SKIP MODE PWM MODE PWM MODE 0.1 0.1 12 18 12 18 6 9 12 15 18 21 24 6 9 12 15 18 21 24 INPUT VOLTAGE (V) INPUT VOLTAGE (V) IMON TRANSCONDUCTANCE IMON CURRENT AND ERROR vs. LOAD CURRENT **DISTRIBUTION** 20 MAX17528 toc12 75 90 +85°C 22222 | | | | | SAMPLE SIZE = 100 MAX17528 toc13 80 +25°C <del>محمدہ</del> 60  $\mathbf{I}$ 16 70 60 PERCENTAGE (%) PERCENTAGE (%) ERROR (%) 12  $45\overline{3}$ 50 <sup>1</sup> IMON 40 8 30 30 20 4 15 **SKIP** PWM 10  $\boldsymbol{0}$ 0 0 4.92 4.94 4.96 4.98 5.00 5.02 5.04 5.06 5.08 5.10 4.90 0 2 4 6 8 10 12 14 16 2 4 6 8 10 12 14 VCSP-N (mV) IMON TRANSCONDUCTANCE (mS) 0.8125V OUTPUT VOLTAGE DISTRIBUTIONGm (FB) TRANSCONDUCTANCE DISTRIBUTION70 60 MAX17528 toc14 MAX17528 toc15 +85°C szzzzza | | | | | | SAMPLE SIZE = 100 +85°C & *ZZZZZ* | | | | | SAMPLE SIZE = 100  $-25^\circ$ C s +25°C 60 50 SAMPLE PERCENTAGE (%) SAMPLE PERCENTAGE (%) SAMPLE PERCENTAGE (%) SAMPLE PERCENTAGE (%) 50 40 40 30 30 20 20 10 10 0  $\Omega$ 0.8175 0.8155 0.8075 0.8085 0.8095 0.8165 590 592 606 608 610 0.8105 0.8115 0.8125 0.8135 0.8145 594 596 598 600 602 604 TRANSCONDUCTANCE (µS)

**MAXIM** 

MAX17528

**10 \_**

 $\theta$ 

 $\theta$ 

5V

 $\theta$ 

0 5V

0.9V



B A

C

D E F

## 1-Phase Quick-PWM Intel IMVP-6.5/GMCH Controllers

C. V<sub>OUT</sub>, 500mV/div<br>D. INDUCTOR CURRENT, 10A/div IMVP-6.5 SOFT-START WAVEFORM (UP TO CLKEN) MAX17528 toc16 200µs/div A. <u>SHDN,</u> 5V/div<br>B. CLKEN, 5V/div 0 5V  $\Omega$ 5V  $\boldsymbol{0}$ 1V 0 powiecznej wierzym podzienie w przez przez przez przez B A  $\mathsf D$ C WAVEFORM (UP TO PWRGD) MAX17528 toc17 1ms/div A. SHDN, 5V/div B. PWRGD, 5V/div C. CLKEN, 5V/div D. V<sub>OUT</sub>, 500mV/div<br>E. INDUCTOR CURRENT, 10A/div 0 0<br>5V 5V 5V 0  $1<sup>0</sup>$ 0  $\Omega$ B A  $\overline{D}$ E C IMVP-6.5 SHUTDOWN WAVEFORM MAX17528 toc18 100µs/div A. SHDN, 5V/div B. CLKEN, 3.3V/div C. PWRGD, 5V/div E. DL, 5V/div D. V<sub>OUT</sub>, 1V/div F. INDUCTOR CURRENT, 5A/div 0 3.3V 5V  $\theta$ 5V  $\boldsymbol{0}$ 0.9V 5V  $\boldsymbol{0}$ 0





 $(T_A = +25^{\circ}C$ , unless otherwise noted. Circuit of Figure 1.)







B. V<sub>OUT</sub>, 50mV/div

LOAD-TRANSIENT RESPONSE (IMVP-6.5 HFM MODE)

DPRSLPVR = HIGH, SLOW = LOW, LOAD-TRANSIENT RESPONSE LOAD-TRANSIENT RESPONSE VID5 TRANSITION (IMVP-6.5 LFM MODE) MAX17528 toc24 MAX17528 toc23 MAX17528 toc22 8A 1V 9.5A A A A 1.5A 0 3.5A 1.0815V WWW **WWWW** 1V 0.8375V B B 1.03V 0.825V PERTENTIFIKAN MANAHIRAN MANJILIM PREPERTENT B WWWWWWWWWW 0.6V 8A C C 9.5A  $\cap$ 1.5A  $\boldsymbol{0}$ 3.5A 40µs/div 20µs/div 20µs/div A.  $I_{OUT} = 3.5A$  TO 9.5A. A.  $I_{OUT} = 1.5A$  TO 8A, A. VID5, 1V/div C. INDUCTOR CURRENT, C. INDUCTOR CURRENT, C. INDUCTOR CURRENT, 5A/div 5A/div 5A/div B. VOUT, 200mV/div 10A/div 10A/div B. V<sub>OUT</sub>, 50mV/div B. V<sub>OUT</sub>, 20mV/div  $I<sub>OUT</sub> = 1A$ D0 12.5mV DYNAMIC VID D2 50mV DYNAMIC VID  $DPRSLPVR = HIGH$ ,  $\overline{SLOW} = HIGH$ , CODE CHANGE CODE CHANGE VID5 TRANSITION MAX17528 toc26 MAX17528 toc27 MAX17528 toc25 5V 5V 1V A A A  $\boldsymbol{0}$  $\boldsymbol{0}$  $\theta$ 1V B 0.9V B 0.9V B 0.8875V 0.85V 0.6V  $\mathcal{C}$ C 0  $\Gamma$  $\theta$ 0 10µs/div 10µs/div 40µs/div A. VID5, 1V/div C. INDUCTOR CURRENT, A. D0, 5V/div C. INDUCTOR CURRENT, A. D2, 5V/div C. INDUCTOR CURRENT, B.  $V_{\text{OUT}}$ , 200mV/div B. V<sub>OUT</sub>, 20mV/div 2A/div B. V<sub>OUT</sub>, 50mV/div 2A/div 10A/div

#### Typical Operating Characteristics (continued)  $(T_A = +25^{\circ}C$ , unless otherwise noted. Circuit of Figure 1.)

**MAXIM** 

 $I_{\hbox{OUT}}=1\hbox{A}$ 

MAX17528

### Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C$ , unless otherwise noted. Circuit of Figure 1.)





Pin Description



**MAXIM** 

### Pin Description (continued)



### Pin Description (continued)



**MAXIM** 

### Pin Description (continued)





Figure 1. IMVP-6.5 CPU Core Application Circuit

**MAXIM** 

MAX17528

#### **Table 1. IMVP-6.5 Component Selection**







Figure 2. GMCH (Render Core) Application Circuit

**MAXIM** 

#### Detailed Description

#### Free-Running, Constant On-Time Controllers with Input Feed-Forward

The Quick-PWM control architecture is a pseudo-fixedfrequency, constant-on-time, current-mode regulator with voltage feed-forward (Figure 3). This architecture relies on the output filter capacitor's ESR and the load regulation to provide the proper current-mode compensation, so the resulting feedback ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose period is inversely proportional to input voltage, and directly proportional to the feedback voltage (see the On-Time One-Shot section). Another oneshot sets a minimum off-time. The on-time one-shot triggers when the error comparator goes low (the feedback voltage drops below the target voltage), the inductor current is below the valley current-limit threshold, and the minimum off-time one-shot times out.

#### +5V Bias Supply (VCC and VDD)

The Quick-PWM controller requires an external +5V bias supply in addition to the battery. Typically, this +5V bias supply is the notebook's 95%-efficient, +5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the +5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the +5V bias supply can be generated with an external linear regulator.

The  $+5V$  bias supply must provide  $V_{CC}$  (PWM controller) and V<sub>DD</sub> (gate-drive power), so the maximum current drawn is:

$$
I_{\text{BIAS}} = I_{\text{CC}} + I_{\text{SW}} \left( Q_{\text{G(LOW)}} + Q_{\text{G(HIGH)}} \right)
$$

where I<sub>CC</sub> is provided in the *Electrical Characteristics* table, fsw is the switching frequency, and  $Q<sub>G</sub>(LOW)$  and QG(HIGH) are the MOSFET data sheet's total gatecharge specification limits at  $V_{GS} = 5V$ .

V<sub>IN</sub> and V<sub>DD</sub> can be connected if the input power source is a fixed +4.5V to +5.5V supply. If the +5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

#### Switching Frequency (TON)

Connect a resistor (R<sub>TON</sub>) between TON and V<sub>IN</sub> to set the switching period (tsw =  $1/f_{SW}$ ):

$$
tgw = 16.3pF \times (R_{TON} + 6.5k\Omega)
$$

A 96.75kΩ to 303.25kΩ corresponds to switching periods of 1.67µs (600kHz) to 5µs (200kHz), respectively. High-frequency (over 500kHz) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency (under 300kHz) operation offers the best overall efficiency at the expense of component size and board space.

#### **TON Open-Circuit Fault Protection**

The TON input includes open-circuit protection to avoid long, uncontrolled on-times that could result in an overvoltage condition on the output. The MAX17528 detects an open-circuit fault if the TON current drops below 10µA for any reason—the TON resistor (RTON) is unpopulated, a high resistance value is used, the input voltage is low, etc. Under these conditions, the MAX17528 stops switching (DH and DL pulled low) and immediately sets the fault latch. Toggle SHDN or cycle the V<sub>CC</sub> power supply below 0.5V to clear the fault latch and reactivate the controller.

#### **On-Time One-Shot**

The core contains a fast, low-jitter, adjustable one-shot that sets the high-side MOSFET's on-time. The one-shot varies the on-time in response to the input and feedback voltages. The main high-side switch on-time is inversely proportional to the input voltage as measured by the RTON input, and proportional to the feedback voltage  $(V_{FB})$ :

$$
t_{ON} = t_{SW} \left( \frac{V_{FB}}{V_{IN}} \right)
$$

where the switching period (tsw =  $1/f_{SW}$ ) is set by the resistor between V<sub>IN</sub> and TON.

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefits of a constant switching frequency are twofold: first, the frequency can be selected to avoid noise-sensitive regions, such as the 455kHz IF band; second, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple. The on-time one-shots have good accuracy at the operating points specified in the Electrical Characteristics table. On-times at operating points far removed from the conditions specified in the Electrical Characteristics table can vary over a wider range.









MAX17528

/VI /I X I /VI

### 1-Phase Quick-PWM Intel IMVP-6.5/GMCH Controllers

On-times translate only roughly to switching frequencies. The on-times guaranteed in the Electrical Characteristics table are influenced by switching delays in the external high-side MOSFET. Resistive losses, including the inductor, both MOSFETs, and printed-circuit board (PCB) copper losses in the output and ground tend to raise the switching frequency as the load current increases. Under light-load conditions, the dead-time effect increases the effective on-time, reducing the switching frequency. It occurs only during forced-PWM operation and dynamic output-voltage transitions when the inductor current reverses at lightor negative-load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the DH-rising dead time. For loads above the critical conduction point, where the dead-time effect is no longer a factor, the actual switching frequency is:

$$
f_{SW} = \frac{(V_{OUT} + V_{DIS})}{t_{ON}(V_{IN} + V_{DIS} - V_{CHG})}
$$

where V<sub>DIS</sub> is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PCB resistances; V<sub>CHG</sub> is the sum of the parasitic voltage drops in the inductor charge path, including high-side switch, inductor, and PCB resistances; and  $t_{ON}$  is the on-time as determined above.

#### Current Sense

The output current is differentially sensed by the highimpedance current-sense inputs (CSP and CSN). Lowoffset amplifiers are used for voltage-positioning gain, current-limit protection, and current monitoring. Sensing the current at the output offers advantages, including less noise sensitivity and the flexibility to use either a currentsense resistor or the DC resistance of the power inductor.

Using the DC resistance (R<sub>DCR</sub>) of the inductor allows higher efficiency. In this configuration, the initial tolerance and temperature coefficient of the inductor's DCR must be accounted for in the output-voltage drooperror budget and current monitor. This current-sense method uses an RC filtering network to extract the current information from the inductor (see Figure 4). The resistive divider used should provide a current-sense resistance (R<sub>CS</sub>) low enough to meet the current-limit requirements (R<sub>CS</sub> x  $I_{\text{OUT}(MAX)}$  < 50mV), and the time constant of the RC network should match the inductor's time constant (L/R<sub>DCR</sub>):

$$
R_{CS} = \left(\frac{R2}{R1 + R2}\right) R_{DCR}
$$

and:

$$
R_{DCR} = \frac{L}{C_{EQ}} \left[ \frac{1}{R1} + \frac{1}{R2} \right]
$$

where R<sub>CS</sub> is the required current-sense resistance, and R<sub>DCR</sub> is the inductor's series DC resistance. Use the worst-case inductance and R<sub>DCR</sub> values provided by the inductor manufacturer, adding some margin for the inductance drop over temperature and load. To minimize the current-sense error due to the current-sense inputs' bias current (ICSP), choose R1 II R2 to be less than 2kΩ and use the above equation to determine the sense capacitance ( $C_{EQ}$ ). Choose capacitors with 5% tolerance and resistors with 1% tolerance specifications. Temperature compensation is recommended for this current-sense method. See the Voltage Positioning and Loop Compensation section for detailed information.

When using a current-sense resistor for accurate outputvoltage positioning, the circuit requires a differential RC filter to eliminate the AC voltage step caused by the equivalent series inductance (L<sub>ESL</sub>) of the current-sense resistor (see Figure 4). The ESL-induced voltage step does not affect the average current-sense voltage, but results in a significant peak current-sense voltage error that results in unwanted offsets in the regulation voltage and results in early current-limit detection. Similar to the inductor DCR sensing method, the RC filter's time constant should match the L/R time constant formed by the current-sense resistor's parasitic inductance:

$$
\frac{L_{ESL}}{R_{SENSE}} = C_{EQ} R1
$$

where LESL is the equivalent series inductance of the current-sense resistor, RSENSE is the current-sense resistance value,  $C_{EQ}$  and R1 are the time-constant matching components.



Figure 4. Current-Sense Methods

#### **Current Limit**

The current-limit circuit employs a "valley" current-sensing algorithm that uses a current-sense element (see Figure 4) between the current-sense inputs (CSP to CSN) to detect the inductor current. If the differential current-sense voltage exceeds the current-limit threshold, the PWM controller does not initiate a new cycle until the inductor current drops below the valley currentlimit threshold. Since only the valley current level is actively limited, the actual peak inductor current exceeds the valley current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-sense impedance, inductor value, and battery voltage. When combined with the undervoltage protection circuit, this current-limit method is effective in almost every circumstance.

The positive valley current-limit threshold voltage at CSP to CSN equals precisely 1/10 of the differential TIME to ILIM voltage over a 0.1V to 0.5V range (10mV to 50mV current-sense range). Connect ILIM directly to V<sub>CC</sub> to set the default current-limit threshold setting of 22.5mV nominal.

The negative current-limit threshold (forced-PWM mode only) is nominally -125% of the corresponding valley current-limit threshold. When the inductor current drops below the negative current limit, the controller immediately activates an on-time pulse—DL turns off, and DH turns on—allowing the inductor current to remain above the negative current threshold.

Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signals seen by the current-sense inputs (CSP, CSN).

$$
\boldsymbol{\mathcal{N}}\boldsymbol{\mathcal{N}}\mathbf{X}\boldsymbol{\mathcal{N}}
$$

MAX17528

#### Feedback

The nominal no-load output voltage (VTARGET) is defined by the VID-selected DAC voltage (see Table 2) plus the remote ground-sense adjustment (VGNDS) as defined in the following equation:

 $V_{TARGET} = V_{FB} = V_{DAC} + V_{GNDS}$ 

where V<sub>DAC</sub> is the selected VID voltage. On startup, IMVP-6.5 (CLKEN pullup to 3.3V with 1.9kΩ) applications slew the target voltage from ground to the preset 1.1V boot voltage and GMCH ( $\overline{CLKEN}$  = GND) applications slew the target voltage directly to the VID-selected DAC target.

#### **Voltage-Positioning Amplifier (Steady-State Droop)**

The MAX17528 includes a transconductance amplifier for adding gain to the voltage-positioning sense path. The amplifier's input is generated by the differential current-sense inputs that sense the inductor current by measuring the voltage across either current-sense resistors or the inductor's DCR. The amplifier's output connects directly to the regulator's voltage-positioned feedback input (FB), so the resistance between FB and the output-voltage sense point determines the voltagepositioning gain:

$$
V_{OUT} = V_{TARGET} - R_{FB}l_{FB}
$$

where the target voltage ( $VTARGET = VFB$ ) is defined by the selected VID code (Table 3 for IMVP6 or Table 4 for GMCH), and the FB amplifier's output current (IFB) is determined by the sum of the current-sense voltages:

$$
I_{FB} = G_{m(FB)}(V_{CSP} - V_{CSN})
$$

where G<sub>m</sub>(FB) is typically 600µS as defined in the Electrical Characteristics table.

#### **Differential Remote Sense**

The MAX17528 includes differential, remote-sense inputs to eliminate the effects of voltage drops along the PCB traces and through the processor's power pins. The feedback-sense node connects to the voltage-positioning resistor (RFB). The ground-sense (GNDS) input connects to an amplifier that adds an offset directly to the feedback voltage, effectively adjusting the output voltage to counteract the voltage drop in the ground path. Connect the voltage-positioning resistor (RFB) and ground-sense (GNDS) input directly to the processor's remote-sense outputs as shown in Figures 1 and 2.

#### **Integrator Amplifier**

An integrator amplifier forces the DC average of the FB voltage to equal the target voltage. This transconductance amplifier integrates the feedback voltage and provides a fine adjustment to the regulation voltage (Figure 3), allowing accurate DC output-voltage regulation regardless of the output ripple voltage. The integrator amplifier has the ability to shift the output voltage by ±50mV (typ). The integration time constant can be set easily with an external compensation capacitor between CCV and analog ground, with the minimum recommended CCV capacitor value determined by:

$$
C_{CCV} >> G_{m(CCV)/(16\pi \times fSW)}
$$

where  $G_m$ (CCV) = 320µS (max) is the integrator's transconductance and fsw is the switching frequency set by the R<sub>TON</sub> resistance.

The MAX17528 disables the integrator by connecting the amplifier inputs together at the beginning of all downward VID transitions done in pulse-skipping mode (SKIP = high). The integrator remains disabled until 20µs after the transition is completed (the internal target settles) and the output is in regulation (edge detected on the error comparator).

#### DAC Inputs (D0–D6)

The digital-to-analog converter (DAC) programs the output voltage using the D0–D6 inputs. D0–D6 are lowvoltage (1.0V) logic inputs designed to interface directly with the CPU. Do not leave D0–D6 unconnected. Changing D0–D6 initiates a transition to a new outputvoltage level. Change D0–D6 together, avoiding greater than 20ns skew between bits. Otherwise, incorrect DAC readings can cause a partial transition to the wrong voltage level followed by the intended transition to the correct voltage level, lengthening the overall transition time. The available DAC codes and resulting output voltages are compatible with the Intel IMVP-6.5/ GMCH specifications (Table 2).