# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



19-4723; Rev 0; 7/09

EVALUATION KIT AVAILABLE

# 1-Phase Quick-PWM Intel IMVP-6.5/GMCH Controllers

### **General Description**

The MAX17528 comprises 1-phase Quick-PWM<sup>™</sup> stepdown VID power-supply controllers for Intel notebook CPUs. The Quick-PWM control provides instantaneous response to fast-load current steps. Active voltage positioning reduces power dissipation and bulk output capacitance requirements and allows ideal positioning compensation for tantalum, polymer, or ceramic bulk output capacitors.

The MAX17528 is intended for two different notebook CPU/GPU core applications: either bucking down the battery directly to create the core voltage, or bucking down the +5V system supply. The single-stage conversion method allows these devices to directly step down high-voltage batteries for the highest possible efficiency. Alternatively, 2-stage conversion (stepping down the +5V system supply instead of the battery) at higher switching frequency provides the minimum possible physical size.

A slew-rate controller allows controlled transitions between VID codes. A thermistor-based temperature sensor provides programmable thermal protection. A current monitor provides an analog output current proportional to the processor load current.

The MAX17528 implements both the Intel IMVP-6.5 CPU core specifications (CLKEN pullup to 3.3V), as well as the Intel GMCH graphics core specifications (CLKEN = GND). The MAX17528 is available in a 32-pin, 5mm x 5mm TQFN package.

#### **Applications**

IMVP-6.5 Core Power Supply

Intel GMCH 2009

Intel Calpella Platforms

Graphics Core Power Supply

Voltage-Positioned Step-Down Converters

1-to-4 Lithium-Ion (Li+)-Cell Battery-to-CPU Core Supply Converters

Notebooks/Desktops/Servers

#### \_Features


- 1-Phase Quick-PWM Controller
- ♦ ±0.5% V<sub>OUT</sub> Accuracy Over Line, Load, and Temperature
- 7-Bit IMVP-6.5 DAC
- IMVP-6.5 and GMCH Compliant
- Active Voltage Positioning with Adjustable Gain
- Accurate Droop and Current Limit
- Remote Output and Ground Sense
- ♦ Adjustable Output-Voltage Slew Rate
- Power-Good Window Comparator
- Current Monitor
- Temperature Comparator
- Drives Large Synchronous Rectifier FETs
- ♦ 2V to 26V Battery Input Range
- Adjustable Switching Frequency (600kHz max)
- Undervoltage and Thermal-Fault Protection
- Soft-Startup and Soft-Shutdown
- Internal Boost Diode

#### **\_Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX17528GTJ+	-40°C to +105°C	32 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package. \*EP = Exposed pad.

### Pin Configuration



Quick-PWM is a trademark of Maxim Integrated Products, Inc.

#### 

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> , V <sub>DD</sub> to GND0.3V to +6V	BST to GND0.3V to +36V
D0–D6 to GND0.3V to +6V	LX to BST6V to +0.3V
CSP, CSN to GND0.3V to +6V	BST to V <sub>DD</sub> 0.3V to +30V
ILIM, THRM, PGDIN, VRHOT, PWRGD to GND0.3V to +6V	DH to LX0.3V to ( $V_{BST}$ + 0.3V)
CLKEN to GND0.3V to +6V	Continuous Power Dissipation (32-pin, 5mm x 5mm TQFN)
SKIP, SLOW to GND0.3V to +6V	Up to +70°C1702mW
CCV, FB, IMON, TIME to GND0.3V to (V <sub>CC</sub> + 0.3V)	Derating above +70°C21.3mW/°C
SHDN to GND (Note 1)0.3V to +30V	Operating Temperature Range40°C to +105°C
TON to GND0.3V to +30V	Junction Temperature+150°C
GNDS, PGND to GND0.3V to +0.3V	Storage Temperature Range65°C to +165°C
DL to PGND0.3V to (V <sub>DD</sub> + 0.3V)	Lead Temperature (soldering, 10s)+300°C

Note 1: SHDN can be forced to 12V for the purpose of debugging prototype breadboards using the no-fault test mode, which disables fault protection.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = V_{CC} = 5V$ ,  $\overline{CLKEN}$  pullup to 3.3V with  $1.9k\Omega$ ,  $\overline{SHDN} = \overline{SLOW} = ILIM = PGDIN = V_{CC}$ , SKIP = GNDS = PGND = GND,  $V_{FB} = V_{CSP} = V_{CSN} = 1.200V$ , D0–D6 set for 1.20V (D0–D6 = 0001100).  $T_A = 0^{\circ}C$  to +85°C, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
PWM CONTROLLER		·					
Input-Voltage Range		V <sub>CC</sub> , V <sub>DD</sub>		4.5		5.5	V
		Measured at FB with	DAC codes from 0.8125V to 1.5000V	-0.5		+0.5	%
DC Output-Voltage Accuracy		respect to GNDS; includes load- regulation error	DAC codes from 0.3750V to 0.8000V	-7		+7	mV
		(Note 3)	DAC codes from 0V to 0.3625V	-20		+20	IIIV
Boot Voltage	VBOOT	IMVP-6.5 (CLKEN pull	IMVP-6.5 ( $\overline{\text{CLKEN}}$ pullup to 3.3V with 1.9k $\Omega$ )		1.100	1.106	V
Line Regulation Error		$V_{CC} = 4.5V$ to 5.5V, VI	N = 4.5V to 26V		0.1		%
GNDS Input Range				-200		+200	mV
GNDS Gain	AGNDS	$\Delta V_{OUT}/\Delta V_{GNDS}$ , -200m'	$\Delta V_{OUT}/\Delta V_{GNDS}$ , -200mV $\leq V_{GNDS} \leq +200$ mV		1.00	1.03	V/V
GNDS Input Bias Current	IGNDS	$T_A = +25^{\circ}C$		-2		+2	μA
TIME Voltage	VTIME	$V_{CC} = 4.5V$ to 5.5V, ITIME = 28µA (RTIME =	$V_{CC} = 4.5V$ to 5.5V, ITIME = 28µA (RTIME = 71.5k $\Omega$ )		2.000	2.015	V
		$R_{TIME} = 71.5 k\Omega (12.5)$	mV/µs nominal)	-10		+10	
		$R_{TIME} = 35.7 k\Omega (25m)$ 178k $\Omega (5mV/\mu s nomin$	· · · · · · · · · · · · · · · · · · ·	-15		+15	
TIME Slew-Rate Accuracy		Soft-start and soft-shu R <sub>TIME</sub> = $35.7$ k $\Omega$ (3.12 $178$ k $\Omega$ (0.625mV/µs n	5mV/µs nominal) to	-20		+20	%
		SLOW = GND, R <sub>TIME</sub> = 35.7kΩ (12.5 178kΩ (2.5mV/μs nom	,	-20		+20	



#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = V_{CC} = 5V$ ,  $\overline{CLKEN}$  pullup to 3.3V with  $1.9k\Omega$ ,  $\overline{SHDN} = \overline{SLOW} = ILIM = PGDIN = V_{CC}$ , SKIP = GNDS = PGND = GND,  $V_{FB} = V_{CSP} = V_{CSN} = 1.200V$ , D0–D6 set for 1.20V (D0–D6 = 0001100).  $T_A = 0^{\circ}C$  to +85°C, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	ТҮР	MAX	UNITS
		V <sub>IN</sub> = 12V,	$R_{TON} = 96.75 k\Omega$	142	167	192	
On-Time	ton	$V_{FB} = 1.2V$	$R_{TON} = 200 k\Omega$	300	333	366	ns
		(Note 4)	$R_{TON} = 303.25 k\Omega$	425	500	575	
Minimum Off-Time	toff(MIN)	Measured at DH (No	ote 4)		300	375	ns
TON Shutdown Input Current		$\overline{SHDN} = GND, V_{IN} = 5V, T_A = +25^{\circ}C$	$= 26V, V_{CC} = V_{DD} = 0V \text{ or}$		0.01	1	μA
BIAS CURRENTS		•					•
Quiescent Supply Current (V <sub>CC</sub> )	ICC	Measured at V <sub>CC</sub> , V above the regulation	SKIP = 5V, FB forced n point		1.5	3	mA
Quiescent Supply Current (V <sub>DD</sub> )	IDD	Measured at V <sub>DD</sub> , S FB forced above the T <sub>A</sub> = +25°C			0.02	1	μA
Shutdown Supply Current (V <sub>CC</sub> )		Measured at V <sub>CC</sub> , S	HDN = GND		15	30	μA
Shutdown Supply Current (V <sub>DD</sub> )		Measured at V <sub>DD</sub> , S	$\overline{HDN} = GND, T_A = +25^{\circ}C$		0.01	1	μA
FAULT PROTECTION							1
Output Undervoltage-Protection Threshold	VUVP	Measured at FB with output voltage	h respect to unloaded	-450	-400	-350	mV
Output Undervoltage Propagation Delay	tuvp	FB forced 25mV bel	ow trip threshold		10		μs
IMVP-6.5 $\overline{\text{CLKEN}}$ Startup Delay (Boot Time Period, $\overline{\text{CLKEN}}$ Pullup to 3.3V with 1.9k $\Omega$ )	tвоот	IMVP-6.5: $\overline{\text{CLKEN}}$ pullup to 3.3V with 1.9k $\Omega$ ; measured from the time when FB reaches the boot target voltage (Note 3); the time needed for FB to reach this target voltage is based on the slew rate set by R <sub>TIME</sub>		20	60	100	μs
		IMVP-6.5: CLKEN pu measured at startup CLKEN goes low	llup to 3.3V with 1.9k $\Omega$ ; from the time when	3	5	8	
PWRGD Startup Delay		GMCH: CLKEN = GND; measured from the time when FB reaches the target voltage (Note 3); the time needed for FB to reach this target voltage is based on the slew rate set by RTIME		3	5	8	ms
PWRGD and CLKEN (IMVP-6.5, CLKEN Pullup to 3.3V with		Measured at FB with respect to unloaded output	Lower threshold, falling edge (undervoltage)	-350	-300	-250	mV
1.9kΩ) Threshold		voltage, 15mV hysteresis (typ)	Upper threshold, rising edge (overvoltage)	+150	+200	+250	
PWRGD and $\overline{\text{CLKEN}}$ (IMVP-6.5, $\overline{\text{CLKEN}}$ Pullup to 3.3V with 1.9k $\Omega$ ) Transition Blanking Time	<sup>t</sup> BLANK	Measured from the time when FB reaches the target voltage (Note 3) based on the slew rate set by RTIME			20		μs
PWRGD and $\overline{\text{CLKEN}}$ (IMVP-6.5, $\overline{\text{CLKEN}}$ Pullup to 3.3V with 1.9k $\Omega$ ) Delay		FB forced 25mV outside the PWRGD trip thresholds			10		μs



### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = V_{CC} = 5V$ ,  $\overline{CLKEN}$  pullup to 3.3V with  $1.9k\Omega$ ,  $\overline{SHDN} = \overline{SLOW} = ILIM = PGDIN = V_{CC}$ , SKIP = GNDS = PGND = GND,  $V_{FB} = V_{CSP} = V_{CSN} = 1.200V$ , D0–D6 set for 1.20V (D0–D6 = 0001100). **T<sub>A</sub> = 0°C to +85°C**, unless otherwise specified. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS
IMVP-6.5 CLKEN Output Low Voltage		IMVP-6.5: CLKEN p I <sub>SINK</sub> = 3mA	ullup to 3.3V with 1.9k $\Omega$ ;			0.4	V
IMVP-6.5 CLKEN High Leakage Current		IMVP-6.5: VPGDIN =	= 5V, V <u>CLKEN</u> = 3.3V		2	4	μA
IMVP-6.5 CLKEN Shutdown Leakage Current		IMVP-6.5: VSHDN =	GND, V <u>CLKEN</u> = 3.3V		0.01	1	μA
PWRGD Output Low Voltage		I <sub>SINK</sub> = 3mA				0.4	V
PWRGD Leakage Current		High state, PWRGD	forced to 5V, $T_A = +25^{\circ}C$			1	μA
V <sub>CC</sub> Undervoltage Lockout Threshold	VUVLO(VCC)	Rising edge, 65mV controller disabled	/ typical hysteresis, below this level	4.05	4.27	4.48	V
CSN Discharge Resistance in UVLO and Shutdown		SHDN = GND and d (not switching)	rivers disabled		8		Ω
THERMAL PROTECTION							1
VRHOT Trip Threshold			M with respect to V <sub>CC</sub> ; al hysteresis = 100mV	29.2	30	30.8	%
VRHOT Delay	t <u>vrhot</u>	THRM forced 25mV below the VRHOT trip threshold; falling edge			10		μs
VRHOT Output On-Resistance	RVRHOT	Low state			2	8	Ω
VRHOT Leakage Current	IVRHOT	High state, $\overline{VRHOT}$ forced to 5V, $T_A = +25^{\circ}C$				1	μA
THRM Input Leakage	ITHRM	$V_{THRM} = 0V$ to 5V, $T_A = +25^{\circ}C$		-100		+100	nA
Thermal-Shutdown Threshold	TSHDN	Typical hysteresis	s = 15°C		+160		°C
VALLEY CURRENT LIMIT AND D	ROOP						
Current-Limit Threshold Voltage	V <sub>LIMIT</sub>	V <sub>CSP</sub> - V <sub>CSN</sub>	$V_{TIME} - V_{ILIM} = 100 mV$	7	10	13	mV
(Positive Adjustable)		VCSP - VCSN	VTIME - VILIM = 500mV	45	50	55	1110
Current-Limit Threshold Voltage (Positive Default) Preset		V <sub>CSP</sub> - V <sub>CSN</sub> , ILIM	= V <sub>CC</sub>	20	22.5	25	mV
Current-Limit Threshold Voltage (Negative) Accuracy	VLIMIT(NEG)	V <sub>CSP</sub> - V <sub>CSN</sub> , nomi	nally -125% of V <sub>LIMIT</sub>	-4		+4	mV
Current-Limit Threshold Voltage (Zero Crossing)	VZERO	$V_{PGND}$ - $V_{LX}$ , SKIP = $V_{CC}$			1		mV
CSP, CSN Common-Mode Input Range				0		2	V
CSP, CSN Input Current		$T_A = +25^{\circ}C$		-0.2		+0.2	μA
ILIM Input Current		$T_A = +25^{\circ}C$		-100		+100	nA
DC Droop Amplifier (GMD) Offset		(V <sub>CSP</sub> - V <sub>CSN</sub> ) at I <sub>FF</sub>	B = 0	-0.75		+0.75	mV
DC Droop Amplifier (GMD) Transconductance			; $V_{FB} = V_{CSN} = 0.45V$ to CSN) = -15.0mV to +15.0mV	592	600	608	μS

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = V_{CC} = 5V$ ,  $\overline{CLKEN}$  pullup to 3.3V with  $1.9k\Omega$ ,  $\overline{SHDN} = \overline{SLOW} = ILIM = PGDIN = V_{CC}$ , SKIP = GNDS = PGND = GND,  $V_{FB} = V_{CSP} = V_{CSN} = 1.200V$ , D0–D6 set for 1.20V (D0–D6 = 0001100). **TA = 0°C to +85°C**, unless otherwise specified. Typical values are at TA = +25°C.) (Note 2)

PARAMETER	SYMBOL	со	NDITIONS	MIN	ТҮР	MAX	UNITS
GATE DRIVERS	•			•			•
DH Cata Driver On Registeres	Destroy	BST - LX forced	High state (pullup)		0.9	2.5	
DH Gate-Driver On-Resistance	R <sub>ON</sub> (DH)	to 5V	Low state (pulldown)		0.7	2.0	
DL Gate-Driver On-Resistance	Bonie	High state (pullup	)		0.7	2.0	
DE Gale-Driver Off-Resistance	RON(DL)	Low state (pulldow	vn)		0.25	0.7	
DH Gate-Driver Source Current	IDH(SOURCE)	DH forced to 2.5V	BST - LX forced to 5V		2.2		A
DH Gate-Driver Sink Current	IDH(SINK)	DH forced to 2.5V	BST - LX forced to 5V		2.7		A
DL Gate-Driver Source Current	IDL(SOURCE)	DL forced to 2.5V			2.7		A
DL Gate-Driver Sink Current	IDL(SINK)	DL forced to 2.5V			8		A
Driver Propagation Dalay		DH low to DL high			20		
Driver Propagation Delay		DL low to DH high			20		ns
DL Transition Time		DL falling, C <sub>DL</sub> = 3	3nF		20		
DE Transition Time		DL rising, C <sub>DL</sub> = 3	nF		20		ns
DH Transition Time		DH falling, C <sub>DH</sub> =	3nF		20		
DH Transition Time		DH rising, $C_{DH} = 3nF$			20		ns
Internal BST Switch On-Resistance	R <sub>BST</sub>	$I_{BST} = 10 \text{mA}, V_{DD} = 5 \text{V} (\text{Note 6})$			10	20	
CURRENT MONITOR							
Current-Monitor Transconductance	G <sub>m(IMON)</sub>	$\Delta I_{\rm IMON} / \Delta (V_{\rm CSP} - V_{\rm CSN}) = 0.45 V \text{ to } 2$		4.9	5.0	5.1	mS
Current-Monitor Offset Referred to V(CSP, CSN)		$I_{IMON} = 0$		-1.0		+1.0	mV
IMON Clamp Voltage	VIMON	IIMON = -1mA		1.05	1.10	1.15	V
LOGIC AND I/O	-			1			1
Logic-Input High Voltage	VIH	PGDIN		2.3			V
Logic-Input Low Voltage	VIL	PGDIN				1.0	V
Low-Voltage Logic- Input High Voltage	VIHLV	SHDN, SKIP, SLOV	₩, D0–D6	0.67			V
Low-Voltage Logic- Input Low Voltage	VILLV	SHDN, SKIP, SLOW, D0-D6				0.33	V
Logic-Input Current		PGDIN, SHDN, SKIP, SLOW, D0–D6 = 0 or 5V, $T_A = +25^{\circ}C$		-1		+1	μA
CLKEN Logic-Input High Voltage for IMVP-6.5 Startup				2.3			V
CLKEN Logic-Input Low Voltage for GMCH						1.0	V

### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = V_{CC} = 5V$ ,  $\overline{CLKEN}$  pullup to 3.3V with  $1.9k\Omega$ ,  $\overline{SHDN} = \overline{SLOW} = ILIM = PGDIN = V_{CC}$ , SKIP = GNDS = PGND = GND,  $V_{FB} = V_{CSP} = V_{CSN} = 1.200V$ , D0–D6 set for 1.20V (D0–D6 = 0001100).  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , unless otherwise specified.) (Note 2)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	MAX	UNITS
PWM CONTROLLER						
Input-Voltage Range		V <sub>CC</sub> , V <sub>DD</sub>		4.5	5.5	V
		Measured at FB with	DAC codes from 0.8125V to 1.5000V	-0.75	+0.75	%
DC Output-Voltage Accuracy		respect to GNDS; includes load- regulation error	DAC codes from 0.3750V to 0.8000V	-10	+10	
		(Note 3)	DAC codes from 0V to 0.3625V	-25	+25	mV
Boot Voltage	VBOOT	IMVP-6.5 (CLKEN pullu	p to 3.3V with 1.9kΩ)	1.085	1.115	V
GNDS Input Range				-200	+200	mV
GNDS Gain	AGNDS	$\Delta V_{OUT}/\Delta V_{GNDS}$ , -200m	$V \le V_{GNDS} \le +200 mV$	0.95	1.05	V/V
TIME Voltage	VTIME	V <sub>CC</sub> = 4.5V to 5.5V, I <sub>TIME</sub> = 28µA (R <sub>TIME</sub> =	= 71.5kΩ)	1.98	2.02	V
		$R_{TIME} = 71.5 k\Omega (12.5)$	mV/µs nominal)	-10	+10	
		$R_{TIME} = 35.7$ kΩ (25m 178kΩ (5mV/µs nomir	,	-15	+15	
TIME Slew-Rate Accuracy		Soft-start and soft-shu R <sub>TIME</sub> = $35.7$ k $\Omega$ (3.12 $178$ k $\Omega$ (0.625mV/µs n	5mV/µs nominal) to	-20	+20	%
		$\overline{\text{SLOW}} = \text{GND},$ $R_{\text{TIME}} = 35.7 \text{k}\Omega (12.5)$ $178 \text{k}\Omega (2.5 \text{mV/}\mu \text{s normalized})$		-20	+20	
			$R_{TON} = 96.75 k\Omega$	142	192	
On-Time	ton	$V_{IN} = 12V, V_{FB} = 1.2V$ (Note 4)	$R_{TON} = 200 k\Omega$	300	366	ns
			$R_{TON} = 303.25 k\Omega$	425	575	
Minimum Off-Time	toff(MIN)	Measured at DH (Note	e 4)		400	ns
BIAS CURRENTS						
Quiescent Supply Current (V <sub>CC</sub> )	ICC	Measured at V <sub>CC</sub> , V <sub>SK</sub> FB forced above the r			3	mA
FAULT PROTECTION		·				
Output Undervoltage-Protection Threshold	Vuvp	Measured at FB with respect to unloaded output voltage		-460	-340	mV
IMVP-6.5 $\overline{\text{CLKEN}}$ Startup Delay (Boot Time Period, $\overline{\text{CLKEN}}$ Pullup to 3.3V with 1.9k $\Omega$ )	<sup>t</sup> BOOT	IMVP-6.5, $\overline{\text{CLKEN}}$ pulle 1.9k $\Omega$ ; measured from reaches the boot targe the time needed for FI voltage is based on th RTIME	20	100	μs	

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = V_{CC} = 5V$ ,  $\overline{CLKEN}$  pullup to 3.3V with  $1.9k\Omega$ ,  $\overline{SHDN} = \overline{SLOW} = ILIM = PGDIN = V_{CC}$ , SKIP = GNDS = PGND = GND,  $V_{FB} = V_{CSP} = V_{CSN} = 1.200V$ , D0–D6 set for 1.20V (D0–D6 = 0001100). **T<sub>A</sub> = -40°C to +105°C**, unless otherwise specified.) (Note 2)

PARAMETER	SYMBOL	co	NDITIONS	MIN	MAX	UNITS
			pullup to 3.3V with 1.9k $\Omega$ ; p from the time when	3	8	ms
PWRGD Startup Delay		GMCH, <u>CLKEN</u> = GND; measured from the time when FB reaches the target voltage (Note 3); the time needed for FB to reach this target voltage is based on the slew rate set by R <sub>TIME</sub>		3	8	μs
PWRGD and CLKEN (IMVP-6.5,		Measured at FB with respect to	Lower threshold, falling edge (undervoltage)	-360	-240	mV
CLKEN Pullup to 3.3V with 1.9k $\Omega$ ) Threshold		unloaded output voltage, 15mV hysteresis (typ)	Upper threshold, rising edge (overvoltage)	+140	+260	
IMVP-6.5 CLKEN Output Low Voltage		IMVP-6.5: $\overline{\text{CLKEN}}$ 1.9k $\Omega$ , I <sub>SINK</sub> = 3m	pullup to 3.3V with nA		0.4	V
IMVP-6.5 CLKEN High Leakage Current		IMVP-6.5 = PGDIN	$IMVP-6.5 = PGDIN = 5V,  V_{\overline{CLKEN}} = 3.3V$		4	μA
PWRGD Output Low Voltage		I <sub>SINK</sub> = 3mA			0.4	V
V <sub>CC</sub> Undervoltage Lockout (UVLO) Threshold	VUVLO(VCC)	Rising edge, 65m controller disable	V typical hysteresis, d below this level	4.0	4.5	V
THERMAL PROTECTION						
VRHOT Trip Threshold			M with respect to V <sub>CC</sub> ; al hysteresis = 100mV	29	31	%
VRHOT Output On-Resistance	RVRHOT	Low state			8	Ω
VALLEY CURRENT LIMIT AND D	ROOP					
Current-Limit Threshold Voltage	VLIMIT	VCSP - VCSN	V <sub>TIME</sub> - V <sub>ILIM</sub> = 100mV	7	13	mV
(Positive Adjustable)	↓ LIIVII I		VTIME - VILIM = 500mV	45	55	
Current-Limit Threshold Voltage (Positive Default Preset)		V <sub>CSP</sub> - V <sub>CSN</sub> , ILIM = V <sub>CC</sub>		20	25	mV
Current-Limit Threshold Voltage (Negative) Accuracy	VLIMIT(NEG)	$V_{\mbox{CSP}}$ - $V_{\mbox{CSN}}$ , nominally -125% of $V_{\mbox{LIMIT}}$		-5	+5	mV
CSP, CSN Common-Mode Input Range				0	2	V
DC Droop Amplifier (GMD) Offset		(V <sub>CSP</sub> - V <sub>CSN</sub> ) at I <sub>F</sub>	B = 0	-1.0	+1.0	mV
DC Droop Amplifier (GMD) Transconductance		$\Delta I_{FB}/\Delta (V_{CSP} - V_{CSN}); FB = V_{CSN} = 0.45V \text{ to}$ 2.0V, and (V_{CSP} - V_{CSN}) = -15.0mV to +15.0mV		588	612	μS

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = V_{CC} = 5V$ ,  $\overline{CLKEN}$  pullup to 3.3V with  $1.9k\Omega$ ,  $\overline{SHDN} = \overline{SLOW} = ILIM = PGDIN = V_{CC}$ , SKIP = GNDS = PGND = GND,  $V_{FB} = V_{CSP} = V_{CSN} = 1.200V$ , D0–D6 set for 1.20V (D0–D6 = 0001100). **T<sub>A</sub> = -40°C to +105°C**, unless otherwise specified.) (Note 2)

PARAMETER	SYMBOL	C	CONDITIONS		ТҮР	MAX	UNITS
GATE DRIVERS		·		·			
DH Gate-Driver On-Resistance	RONIDUN	BST - LX forced	High state (pullup)			2.5	
Dh'dale-Dhver Oh-nesistance	R <sub>ON</sub> (DH)	to 5V	Low state (pulldown)			2.0	
DL Gate-Driver On-Resistance	RONIDU		High state (pullup)			2.0	
De Gale-Driver On-Nesistance	Ron(dl)		Low state (pulldown)			0.7	
Internal BST Switch On-Resistance	R <sub>BST</sub>	$I_{BST} = 10 \text{mA}, V_{DI}$	) = 5V			20	
CURRENT MONITOR				•			<u> </u>
Current-Monitor Transconductance	G <sub>m</sub> (IMON)	$\Delta I_{IMON}/\Delta (V_{CSP} - V_{CSN}),$ V <sub>CSN</sub> = 0.45V to 2.0V		4.9		5.1	mS
Current-Monitor Offset Referred to V(CSP, CSN)		I <sub>IMON</sub> = 0		-1.5		+1.5	mV
I <sub>MON</sub> Clamp Voltage	VIMON	IIMON = -1mA		1.05		1.15	V
LOGIC AND I/O		·		·			
Logic-Input High Voltage	VIH	PGDIN		2.3			V
Logic-Input Low Voltage	VIL	PGDIN				1.0	V
Low-Voltage Logic- Input High Voltage	VIHLV	SHDN, SKIP, SLO	SHDN, SKIP, SLOW, D0-D6				V
Low-Voltage Logic- Input Low Voltage	VILLV	SHDN, SKIP, SLOW, D0–D6				0.33	V
CLKEN Logic-Input High Voltage for IMVP-6.5 Startup				2.3			V
CLKEN Logic-Input Low Voltage for GMCH						1.0	V

Note 2: Limits are 100% production tested at  $T_A = +25^{\circ}$ C. Maximum and minimum limits over temperature are guaranteed by design and characterization.

Note 3: The equation for the target voltage  $\mathsf{V}_{\mathsf{TARGET}}$  is:

V<sub>TARGET</sub> = the slew-rate-controlled version of V<sub>DAC</sub>, where V<sub>DAC</sub> = 0V for shutdown, V<sub>DAC</sub> = V<sub>BOOT</sub> (IMVP-6.5) or V<sub>VID</sub> (GMCH) during startup, and V<sub>DAC</sub> = V<sub>VID</sub> otherwise (the V<sub>VID</sub> voltages for all possible VID codes are given in Table 2). In pulse-skipping mode, the output rises by approximately 1.5% when transitioning from continuous conduction to no load. **Note 4:** On-time and minimum off-time specifications are measured from 50% to 50% at the DH pin, with LX forced to 0V, BST forced

to 5V, and a 500pF capacitor from DH to LX to simulate external MOSFET gate capacitance. Actual in-circuit times can be different due to MOSFET switching speeds.

#### **Typical Operating Characteristics**

**0.9V OUTPUT EFFICIENCY** 0.9V OUTPUT VOLTAGE 0.65V OUTPUT EFFICIENCY vs. LOAD CURRENT vs. LOAD CURRENT vs. LOAD CURRENT 0.92 100 100 SKIP MODE SKIP MODE PWM MODE 12V 90 90 0.90 OUTPUT VOLTAGE (V) 7٧ EFFICIENCY (%) EFFICIENCY (%) 80 80 0.88 PWM MODE 70 70 20\ 0.86 60 60 SKIP MODE PWM MODE 50 50 0.84 5 20 0.01 0.1 10 100 0 10 15 25 0.01 0.1 10 1 1 LOAD CURRENT (A) LOAD CURRENT (A) LOAD CURRENT (A) **0.65V OUTPUT VOLTAGE OUTPUT EFFICIENCY OUTPUT VOLTAGE** vs. LOAD CURRENT vs. LOAD CURRENT vs. LOAD CURRENT 0.67 100 1.12 SKIP MODE PWM MODE 1.10 90 0.66 SKIP MODE () 1.08 1.06 1.04 1.04 SKIP MODE 7V OUTPUT VOLTAGE (V) EFFICIENCY (%) 80 0.65 PWM MODE 70 0.64 PWM MODE 1.02 20 0.63 60 1.00 ; 0.62 50 0.98 0 2 4 6 8 10 0.01 0.1 10 0 2 4 6 8 10 1 LOAD CURRENT (A) LOAD CURRENT (A) LOAD CURRENT (A) SWITCHING FREQUENCY **SWITCHING FREQUENCY** VOUT = 0.9V NO-LOAD **SUPPLY CURRENT vs. INPUT VOLTAGE** vs. LOAD CURRENT vs. LOAD CURRENT 100 500 300 SKIP MODE 450 I<sub>IN</sub> (PWM) PWM MODE 250 400 ICC + IDD (PWM) SWITCHING FREQUENCY (kHz) SWITCHING FREQUENCY (kHz) I I I I PWM MODE SUPPLY CURRENT (mA) 350 200 10 300 ICC + IDD (SKIP) 250 150 200 100 1 150 I<sub>IN</sub> (SKIP  $V_{OUT} = 0.9V$ SKIP MODE 100 50 SKIP MODE 50 PWM MODE 0 0 0.1 0.01 0.1 10 100 0.01 10 6 9 12 15 18 21 24 1 0.1 1 LOAD CURRENT (A) INPUT VOLTAGE (V) INPUT VOLTAGE (V)

**MAX17528** 

 $(T_A = +25^{\circ}C)$ , unless otherwise noted. Circuit of Figure 1.)

SKIP MODE

PWM MODE


21


24

18


### **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C)$ , unless otherwise noted. Circuit of Figure 1.)















0


M/X/M


**IMVP-6.5 SOFT-START IMVP-6.5 SOFT-START** WAVEFORM (UP TO CLKEN) WAVEFORM (UP TO PWRGD) **IMVP-6.5 SHUTDOWN WAVEFORM** 5V 5V 5V А А 0 5V 0 Λ В 3.3V 5V В 0 0 5V 0 В 5V С С 0 0 1V 1V 5V С D D 0 0.9V 0 Ε 0 0 D Ε 0 0 1ms/div 200µs/div 100µs/div C. V<sub>OUT</sub>, 500mV/div D. INDUCTOR CURRENT, 10A/div D. V<sub>OUT</sub>, 500mV/div E. INDUCTOR CURRENT, A. SHDN, 5V/div A. SHDN, 5V/div A. SHDN, 5V/div E. DL, 5V/div B. PWRGD, 5V/div C. CLKEN, 5V/div B. CLKEN, 5V/div B. CLKEN, 3.3V/div D. V<sub>OUT</sub>, 1V/div 10A/div C. PWRGD, 5V/div F. INDUCTOR CURRENT, 5A/div LOAD-TRANSIENT RESPONSE **GMCH SHUTDOWN WAVEFORM** (IMVP-6.5 HFM MODE) **GMCH SOFT-START WAVEFORM** 5V 23A 5V А A 0 A 0 5V В

### \_Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted. Circuit of Figure 1.)$ 







DPRSLPVR = HIGH, SLOW = LOW, LOAD-TRANSIENT RESPONSE **VID5 TRANSITION** LOAD-TRANSIENT RESPONSE (IMVP-6.5 LFM MODE) , I, 8A 9.5A 1V А A 1.5A 0 3.5A MMMMM 1V 1.0815V www 0.8375V В В 0.825V R 1.03V www.weynwww 0.6V 8A С С 9.5A С 1.5A 0 3.5A 40µs/div 20µs/div 20µs/div A.  $I_{OUT} = 3.5A \text{ TO } 9.5A$ , A.  $I_{OUT} = 1.5A \text{ TO 8A},$ C. INDUCTOR CURRENT, A. VID5, 1V/div C. INDUCTOR CURRENT, C. INDUCTOR CURRENT, 5A/div 5A/div B. V<sub>OUT</sub>, 200mV/div 10A/div 5A/div 10A/div B. V<sub>OUT</sub>, 50mV/div B. V<sub>OUT</sub>, 20mV/div  $I_{OUT} = 1A$ **D2 50mV DYNAMIC VID** DPRSLPVR = HIGH, SLOW = HIGH, D0 12.5mV DYNAMIC VID CODE CHANGE **CODE CHANGE VID5 TRANSITION** 5V 5V 1V А А A 0 0 0 1V В 0.9V В 0.9V В 0.8875V 0.85V 0.6V С С 0 С Λ 0 10µs/div 10µs/div 40µs/div A. VID5, 1V/div C. INDUCTOR CURRENT, A. D0, 5V/div C. INDUCTOR CURRENT, A. D2, 5V/div C. INDUCTOR CURRENT,

B. VOUT, 20mV/div

2A/div

B. VOUT, 50mV/div

**Typical Operating Characteristics (continued)** (T<sub>A</sub> = +25°C, unless otherwise noted. Circuit of Figure 1.)

2A/div


B. V<sub>OUT</sub>, 200mV/div


 $I_{OUT} = 1A$ 

10A/div

### Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted. Circuit of Figure 1.)$ 





	Pin Description
NAME	FUNCTION
	Current Monitor Output. The MAX17528 IMON output sources a current that is directly proportional to the current-sense voltage as defined by:
	$I_{IMON} = G_{m(IMON)} \times (V_{CSP} - V_{CSN})$
	where $G_{m(IMON)} = 5mS$ (typ).
	The IMON current is unidirectional (sources current out of IMON only) for positive current-sense values. For negative current-sense voltages, the IMON current is zero. Connect an external resistor between IMON and VSS_SENSE to create the desired IMON gain based on the following equation:
IMON	$R_{IMON} = 0.999V/(IMAX \times R_{SENSE} \times G_{m(IMON)})$
	where IMAX is defined in the <i>Current Monitor (IMON)</i> section of the Intel IMVP-6.5 specification and based on discrete increments (20A, 30A, 40A, etc.,), $R_{SENSE}$ is the typical effective value of the current-sense element (sense resistor or inductor DCR) that is used to provide the current-sense voltage, and $G_{m(IMON)}$ is the typical transconductance amplifier gain as defined in the <i>Electrical Characteristics</i> table.
	The IMON voltage is internally clamped to a maximum of 1.1V (typ).
	The transconductance amplifier and voltage clamp are internally compensated, so IMON cannot directly drive large capacitance values. To filter the IMON signal, use an RC filter as shown in
	Figure 1. IMON is pulled to ground when the MAX17528 is in shutdown.
GNDS	Remote Ground-Sense Input. Connect directly to the CPU or GMCH V <sub>SS</sub> sense pin (ground sense) or directly to the ground connection of the load. GNDS internally connects to a transconductance amplifier that adjusts the feedback voltage, compensating for voltage drops between the regulator's ground and the processor's ground.
	Output of the Voltage-Positioning Transconductance Amplifier. Connect a resistor, R <sub>FB</sub> , between FB and the positive side of the feedback remote sense to set the steady-state droop based on the
	voltage-positioning gain requirement.
	$R_{FB} = R_{DROOP}/(R_{SENSE} \times GMD)$
FB	where $R_{DROOP}$ is the desired voltage-positioning slope, GMD = 600µS typ and $R_{SENSE}$ is the value of the current-sense resistor that is used to provide the (CSP, CSN), current-sense voltage. If lossless sensing is used, $R_{SENSE} = R_L$ . In this case, consider using a thermistor-resistor network to minimize the temperature dependence of the voltage-positioning slope. Droop can be disabled by shorting FB to the positive remote-sense point, but doing so increases the minimum ESR requirement of the output capacitance for stability, and FB might therefore need to be driven by a
	carefully designed feed-forward network. FB is high impedance in shutdown.
CSN	Negative Inductor Current-Sense Input. Connect CSN to the negative terminal of the inductor current-sensing resistor or directly to the negative terminal of the inductor if the lossless DCR sensing method is used (see Figure 4). Under V <sub>CC</sub> UVLO conditions and after soft-shutdown is completed, CSN is internally pulled to GND
	through a 10 $\Omega$ FET to discharge the output.
CSP	Positive Inductor Current-Sense Input. Connect CSP to the positive terminal of the inductor current- sensing resistor or directly to the positive terminal of the filtering capacitor used when the lossless DCR sensing method is used (see Figure 4).
SLOW	Active-Low Slew-Rate Select Input. This 1.0V logic input signal selects between the nominal and slow (half of nominal rate) slew rates. When SLOW is forced high, the selected nominal slew rate is set by the time resistance. When SLOW is forced low, the slew rate is reduced to half of the nominal slew rate. For IMVP-6.5 applications (CLKEN pullup to 3.3V with 1.9k $\Omega$ ), the fast slew rate is not needed. Connect SLOW to GND. For GMCH 2009 applications (CLKEN = GND), connect to the system GFXDPRSLPVR signal.
	GNDS FB CSN CSP



### \_Pin Description (continued)

PIN	NAME	FUNCTION
7	SKIP	Pulse-Skipping Control Input. This 1.0V logic input signal indicates power usage and sets the operating mode of the MAX17528. When SKIP is forced high, the controller is immediately set to automatic pulse-skipping mode. The controller returns to forced-PWM mode when SKIP is forced low and the output is in regulation. The PWRGD upper threshold is blanked during any downward output-voltage transition that happens when the controller is in skip mode, and stays blanked until the transition-related PWRGD blanking period is complete and the output reaches regulation. IMVP-6.5: The MAX17528 is in skip mode during startup and while in boot mode, but is in forced-PWM mode during the transition from boot mode to VID mode plus 20µs, and during soft-shutdown, irrespective of the skip logic level. Connect to the system DPRSLPVR signal. GMCH 2009: The MAX17528 is in skip mode during startup, while in standby mode, and while exiting
		standby mode, but is in forced-PWM mode during soft-shutdown, and while entering standby mode, irrespective of the skip logic level. Connect to the system GFXDPRSLPVR signal.
8	THRM	Comparator Input for Thermal Protection. THRM connects to the positive input of an internal comparator. The comparator's negative input connects to an internal resistive voltage-divider that accurately sets the THRM threshold to 30% of the V <sub>CC</sub> voltage. Connect the output of a resistor and thermistor-divider (between V <sub>CC</sub> and GND) to THRM with the values selected so the voltage at THRM falls below 30% of V <sub>CC</sub> (1.5V when V <sub>CC</sub> = 5V) at the desired high temperature.
		Switching Frequency Setting Input. An external resistor between the input power source and this pin sets the switching period ( $t_{SW} = 1/f_{SW}$ ) according to the following equation:
9	9 TON	$t_{SW} = 16.3 pF \times (R_{TON} + 6.5 k\Omega)$
		TON becomes high impedance in shutdown to reduce the input quiescent current. If the TON current is less than $10\mu$ A, the MAX17528 disables the controller, sets the TON open fault latch, and pulls DL and DH low.
10	PWRGD	Open-Drain Power-Good Output. PWRGD is high impedance after output-voltage transitions (except during power-up and power-down) if FB is in regulation. During startup, PWRGD is held low. IMVP-6.5: PWRGD continues to be low while the output is at the boot voltage, and stays low until 5ms (typ) after <u>CLKEN</u> goes low. GMCH 2009: PWRGD starts monitoring the FB voltage 5ms (typ) after startup (from shutdown or standby mode) is complete. PWRGD is also held low while in standby mode, and while entering and exiting standby mode. PWRGD is forced low during soft-shutdown and while in shutdown. PWRGD is forced high impedance whenever the slew-rate controller is active (output-voltage transitions), and continues to be forced high impedance for an additional 20µs after the transition is completed. The PWRGD upper threshold is blanked during any downward output-voltage transition that happens when the MAX17528 is in skip mode, and stays blanked until the transition-related PWRGD blanking period is complete and the output reaches regulation. A pullup resistor on PWRGD causes additional finite shutdown current.
11	SHDN	Active-Low Shutdown Control Input. Connect to V <sub>CC</sub> for normal operation. Connect to ground to put the controller into the low-power 1µA (max) shutdown state. During startup, the controller ramps up the output voltage at 1/8 the slew rate set by the TIME resistor to the target voltage defined by the application circuit: For IMVP-6.5 (CLKEN pullup to 3.3V with 1.9k $\Omega$ ), the startup target is the 1.1V boot voltage. For GMCH 2009 (CLKEN = GND), the startup target is the voltage set by the VID inputs. During the shutdown transition, the MAX17528 softly ramps down the output voltage at 1/8 the slew rate set by the TIME resistor. Forcing SHDN to 11V~13V disables UVP, thermal shutdown, and clears the fault latches.

### \_\_\_\_\_Pin Description (continued)

PIN	NAME	FUNCTION
12	CLKEN	Dual-Function GMCH/IMVP-6.5 Select Input and Active-Low IMVP-6.5 CPU Clock Enable Open- Drain Output. Connect to system 3.3V supply through pullup resistors for proper IMVP-6.5 operation. CLKEN voltage has to be higher than 2.3V before SHDN is pulled high. Connect to GND to select the Intel GMCH feature set. This active-low logic output indicates when the feedback voltage is in regulation. The MAX17528 forces CLKEN low during dynamic VID transitions and for an additional 20µs after the VID transition is completed. CLKEN is the inverse of PWRGD, except for the 5ms PWRGD startup delay period after CLKEN is pulled low. See the startup timing diagram (Figure 9). The CLKEN upper threshold is blanked during any downward output-voltage transition that happens when the MAX17528 are in skip mode, and stays blanked until the transition-related PWRGD blanking period is complete and the output reaches regulation.
13	GND	Analog Ground
14–20	D0-D6	Low-Voltage (1.0V Logic) VID DAC Code Inputs. The D0–D6 inputs do not have internal pullups. These 1.0V logic inputs are designed to interface directly with the CPU. The output voltage is set by the VID code indicated by the logic-level voltages on D0–D6 (see Table 2). The 1111111 code corresponds to standby mode. When this code is detected, the MAX17528 enters standby mode while in forced-PWM mode, and slews to 0V at 1/8 the slew rate set by the TIME resistor. After slewing to 0V, the IC enters skip mode (DH and DL low). If D6–D0 is changed from 1111111 to a different code, the MAX17528 exits standby mode (while in skip mode) and slews the output voltage to the target voltage set by the VID code at 1x the slew rate set by the TIME resistor. Note that the standby supply current consumed by the MAX17528 is the same as its quiescent supply current, because no analog blocks are turned off. This is necessary because of the fast wake-up requirement.
21	PGND	Power Ground. Ground connection for the DL driver. Also used as an input to the MAX17528's zero- crossing comparator.
22	DL	Low-Side Gate-Driver Output. DL swings from PGND to V <sub>DD</sub> . DL is forced low after shutdown. DL is forced low in skip mode after detecting an inductor current zero-crossing.
23	VDD	Supply Voltage Input for the DL Driver. V <sub>DD</sub> is also the supply voltage used to internally recharge the BST flying capacitor during the time DL is high. Connect V <sub>DD</sub> to the 4.5V to 5.5V system supply voltage. Bypass V <sub>DD</sub> to PGND with a 1 $\mu$ F or greater ceramic capacitor.
24	BST	Boost Flying Capacitor Connection. BST provides the upper supply rail for the DH high-side gate driver. An internal switch between V <sub>DD</sub> and BST charges the flying capacitor while the low-side MOSFET is on (DL pulled high and LX pulled to ground).
25	LX	Inductor Connection. LX is the internal lower supply rail for the DH high-side gate driver. Also used as an input to the MAX17528's zero-crossing comparator.
26	DH	High-Side Gate-Driver Output. DH swings from LX to BST. The controller pulls DH low in shutdown.
27	PGDIN	IMVP-6.5 Power-Good Logic Input. PGDIN indicates the power status of other system rails used to power the chipset and CPU V <sub>CCP</sub> supplies. For the IMVP-6.5 (CLKEN pullup to 3.3V with 1.9k $\Omega$ ), the MAX17528 powers up and remains at the boot voltage (V <sub>BOOT</sub> ) as long as PGDIN remains low. When PGDIN is forced high, the MAX17528 transitions the output to the voltage set by the VID code, and CLKEN is allowed to go low. If PGDIN is pulled low at any time, the MAX17528 immediately forces CLKEN high and PWRGD low and sets the output to the boot voltage. The output remains at the boot voltage until the system either disables the controller or until PGDIN goes high again. For GMCH 2009 applications (CLKEN = GND), connect PGDIN to the 5V bias supply.

### \_Pin Description (continued)

PIN	NAME	FUNCTION			
28	VRHOT	Active-Low Open-Drain Output of Internal Comparator. $\overrightarrow{\text{VRHOT}}$ is pulled low when the voltage at THRM goes below 1.5V (30% of V <sub>CC</sub> ). $\overrightarrow{\text{VRHOT}}$ is high-impedance in shutdown.			
29	TIME	Slew-Rate Adjustment Pin. TIME regulates to 2.0V and the load current determines the slew rate of the internal error-amplifier target. The sum of the resistance between TIME and GND ( $R_{TIME}$ ) determines the nominal slew rate:			
		Slew rate = $(12.5 \text{mV}/\mu\text{s}) \times (71.5 \text{k}\Omega/\text{R}_{\text{TIME}})$			
		The guaranteed $R_{TIME}$ range is between 35.7k $\Omega$ and 178k $\Omega$ . This nominal slew rate applies to VID transitions and to the transition from boot mode to VID. If the VID DAC inputs are clocked, the slew rate for all other VID transitions is set by the rate at which they are clocked, up to a maximum slew rate equal to the nominal slew rate defined above.			
		The startup and shutdown slew rates are always 1/8 of nominal slew rate to minimize surge currents. If SLOW is high, the slew rate is reduced to 1/2 of nominal.			
30	ILIM	Valley Current-Limit Adjustment Input. The valley current-limit threshold voltage at CSP to CSN equals precisely 1/10 the differential TIME to ILIM voltage over a 0.1V to 0.5V range (10mV to 50mV current-sense range). The negative current-limit threshold is nominally -125% of the corresponding valley current-limit threshold. Connect ILIM directly to V <sub>CC</sub> to set the default current-limit threshold setting of 22.5mV (typ) nominal.			
31	Vcc	Controller Supply Voltage. Connect to a 4.5V to 5.5V source. Bypass to GND with 1µF minimum.			
32	CCV	Integrator Capacitor Connection. Connect a capacitor (C <sub>CCV</sub> ) from CCV to GND to set the integration time constant. Choose the capacitor value according to: $16\pi \times (C_{CCV}/G_{m(CCV)}) \times f_{SW} >> 1$ where $G_{m(CCV)} = 320\mu$ S (max) is the integrator's transconductance and $f_{SW}$ is the switching frequency set by the R <sub>TON</sub> value. The integrator is internally disabled during any downward output-voltage transition that occurs in pulse during and downward output-voltage transition that occurs in pulse.			
		pulse-skipping mode, and remains disabled until the transition blanking period expires and the output reaches regulation (error amplifier transition detected).			
_	EP (GND)	Exposed Pad (Back Side) and Analog Ground. Internally connected to GND. Connect to the ground plane through a thermally enhanced via.			




Figure 1. IMVP-6.5 CPU Core Application Circuit

#### Table 1. IMVP-6.5 Component Selection

DESIGN PARAMETERS	AUBURNDALE IMVP-6.5 ULV	AUBURNDALE IMVP-6.5 ULV	AUBURNDALE RENDER GMCH SV	AUBURNDALE RENDER GMCH ULV
Circuit	Figure 1	Figure 1	Figure 2	Figure 2
Input-Voltage Range	7V to 20V	5V	7V to 20V	7V to 20V
Maximum Load Current (TDC Current)	20A (15A)	20A (15A)	15A (10A)	7A (5A)
Transient Load Current	14A (10A/µs)	14Α (10Α/μs)	12Α (10Α/μs)	5A (10A/µs)
Load Line	3mV/A	3mV/A	7mV/A	7mV/A
POC Setting	20A	20A	20A	20A
COMPONENTS	•			
TON Resistance (R <sub>TON</sub> )	200kΩ (f <sub>SW</sub> = 300kHz)	120kΩ (f <sub>SW</sub> = 500kHz)	200kΩ (f <sub>SW</sub> = 300kHz)	$200k\Omega$ (f <sub>SW</sub> = 300kHz)
Inductance (L)	NEC/TOKIN MPC1055LR36 0.36μH, 32A, 0.8mΩ	NEC/TOKIN MPC1055LR36 0.36μH, 32A, 0.8mΩ	NEC/TOKIN MPCG0740LR42 0.42μH, 20A, 1.55mΩ	NEC/TOKIN MPC1040LR88C 0.88μH, 24A, 2.3mΩ
High-Side MOSFET (N <sub>H</sub> )	Siliconix 1x Si4386DY 7.8mΩ/9.5mΩ (typ/max)	Siliconix 1x Si4386DY 7.8mΩ/9.5mΩ (typ/max)	Siliconix 1x Si4386DY 7.8mΩ/9.5mΩ (typ/max)	Siliconix 1x Si4386DY 7.8mΩ/9.5mΩ (typ/max)
Low-Side MOSFET (NL)	Siliconix 2x Si4642DY 3.9mΩ/4.7mΩ (typ/max)	Siliconix 2x Si4642DY 3.9mΩ/4.7mΩ (typ/max)	Siliconix 1x Si4642DY 3.9mΩ/4.7mΩ (typ/max)	Siliconix 1x Si4642DY 3.9mΩ/4.7mΩ (typ/max)
Output Capacitors (C <sub>OUT</sub> )	4x 330μF, 6mΩ, 2.5V Panasonic EEFSX0D0D331XR 32x 10μF, 6V ceramic (0805)	4x 330μF, 6mΩ, 2.5V Panasonic EEFSX0D0D331XR 32x 10μF, 6V ceramic (0805)	1x 470μF, 6mΩ, 2.5V SANYO 2R5TPD470M6L 10x 10μF, 6V ceramic (0805)	1x 220μF, 7mΩ, 2V SANYO 2TPF220M7L 10x 10μF, 6V ceramic (0805)
Input Capacitors (CIN)	4x 10µF, 25V ceramic (1210)	6x 10µF, 6V ceramic (0805)	2x 10µF, 25V ceramic (1210)	2x 10µF, 25V ceramic (1210)
TIME-ILIM Resistance (R1)	5.90kΩ	5.90k $\Omega$	$6.65 k\Omega$	6.65kΩ
ILIM-GND Resistance (R2)	64.9kΩ	64.9kΩ	64.9kΩ	64.9kΩ
FB Resistance (R <sub>FB</sub> )	4.53kΩ	4.53kΩ	10.0kΩ	5.62kΩ
IMON Resistance (R4)	13.0kΩ	13.0kΩ	7.68kΩ	4.42kΩ
LX-CSP Resistance (R5)	1.00kΩ	1.00kΩ	1.50kΩ	0.806kΩ
CSP-CSN Series Resistance (R6)	1.50k <b>Ω</b>	1.50k <b>Ω</b>	1.50kΩ	1.20kΩ
Parallel NTC Resistance (R7)	10.0kΩ	10.0kΩ	4.02kΩ	15.0k <b>Ω</b>
DCR Sense NTC (NTC1)	10kΩ NTC B = 3380 TDK NTCG163JH103F	10kΩ NTC B = 3380 TDK NTCG163JH103F	$10k\Omega$ NTC B = 3380 TDK NTCG163JH103F	10kΩ NTC B = 3380 TDK NTCG163JH103F
DCR Sense Capacitance (C <sub>SENSE</sub> )	0.47µF, 6V ceramic (0805)	0.47µF, 6V ceramic (0805)	0.22µF, 6V ceramic (0805)	0.47µF, 6V ceramic (0805)






Figure 2. GMCH (Render Core) Application Circuit

#### **Detailed Description**

#### Free-Running, Constant On-Time Controllers with Input Feed-Forward

The Quick-PWM control architecture is a pseudo-fixedfrequency, constant-on-time, current-mode regulator with voltage feed-forward (Figure 3). This architecture relies on the output filter capacitor's ESR and the load regulation to provide the proper current-mode compensation, so the resulting feedback ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose period is inversely proportional to input voltage, and directly proportional to the feedback voltage (see the On-Time One-Shot section). Another oneshot sets a minimum off-time. The on-time one-shot triggers when the error comparator goes low (the feedback voltage drops below the target voltage), the inductor current is below the valley current-limit threshold, and the minimum off-time one-shot times out.

#### +5V Bias Supply (Vcc and VDD)

The Quick-PWM controller requires an external +5V bias supply in addition to the battery. Typically, this +5V bias supply is the notebook's 95%-efficient, +5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the +5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the +5V bias supply can be generated with an external linear regulator.

The +5V bias supply must provide V<sub>CC</sub> (PWM controller) and V<sub>DD</sub> (gate-drive power), so the maximum current drawn is:

$$I_{BIAS} = I_{CC} + f_{SW} \left( Q_{G(LOW)} + Q_{G(HIGH)} \right)$$

where I<sub>CC</sub> is provided in the *Electrical Characteristics* table, f<sub>SW</sub> is the switching frequency, and Q<sub>G(LOW)</sub> and Q<sub>G(HIGH)</sub> are the MOSFET data sheet's total gate-charge specification limits at V<sub>GS</sub> = 5V.

 $V_{IN}$  and  $V_{DD}$  can be connected if the input power source is a fixed +4.5V to +5.5V supply. If the +5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

#### Switching Frequency (TON)

Connect a resistor ( $R_{TON}$ ) between TON and  $V_{IN}$  to set the switching period ( $t_{SW} = 1/f_{SW}$ ):

$$t_{SW} = 16.3 pF \times (R_{TON} + 6.5 k\Omega)$$

A 96.75k $\Omega$  to 303.25k $\Omega$  corresponds to switching periods of 1.67µs (600kHz) to 5µs (200kHz), respectively. High-frequency (over 500kHz) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency (under 300kHz) operation offers the best overall efficiency at the expense of component size and board space.

#### TON Open-Circuit Fault Protection

The TON input includes open-circuit protection to avoid long, uncontrolled on-times that could result in an overvoltage condition on the output. The MAX17528 detects an open-circuit fault if the TON current drops below  $10\mu$ A for any reason—the TON resistor (R<sub>TON</sub>) is unpopulated, a high resistance value is used, the input voltage is low, etc. Under these conditions, the MAX17528 stops switching (DH and DL pulled low) and immediately sets the fault latch. Toggle SHDN or cycle the V<sub>CC</sub> power supply below 0.5V to clear the fault latch and reactivate the controller.


#### **On-Time One-Shot**

The core contains a fast, low-jitter, adjustable one-shot that sets the high-side MOSFET's on-time. The one-shot varies the on-time in response to the input and feedback voltages. The main high-side switch on-time is inversely proportional to the input voltage as measured by the RTON input, and proportional to the feedback voltage (VFB):

$$t_{ON} = t_{SW} \left( \frac{V_{FB}}{V_{IN}} \right)$$

where the switching period (t\_SW = 1/f\_SW) is set by the resistor between  $V_{IN}$  and TON.

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefits of a constant switching frequency are twofold: first, the frequency can be selected to avoid noise-sensitive regions, such as the 455kHz IF band; second, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple. The on-time one-shots have good accuracy at the operating points specified in the *Electrical Characteristics* table. On-times at operating points far removed from the conditions specified in the *Electrical Characteristics* table can vary over a wider range.







On-times translate only roughly to switching frequencies. The on-times guaranteed in the Electrical Characteristics table are influenced by switching delays in the external high-side MOSFET. Resistive losses, including the inductor, both MOSFETs, and printed-circuit board (PCB) copper losses in the output and ground tend to raise the switching frequency as the load current increases. Under light-load conditions, the dead-time effect increases the effective on-time, reducing the switching frequency. It occurs only during forced-PWM operation and dynamic output-voltage transitions when the inductor current reverses at lightor negative-load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the DH-rising dead time. For loads above the critical conduction point, where the dead-time effect is no longer a factor, the actual switching frequency is:

$$f_{SW} = \frac{(V_{OUT} + V_{DIS})}{t_{ON}(V_{IN} + V_{DIS} - V_{CHG})}$$

where V<sub>DIS</sub> is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PCB resistances;  $V_{CHG}$  is the sum of the parasitic voltage drops in the inductor charge path, including high-side switch, inductor, and PCB resistances; and t<sub>ON</sub> is the on-time as determined above.

#### **Current Sense**

The output current is differentially sensed by the highimpedance current-sense inputs (CSP and CSN). Lowoffset amplifiers are used for voltage-positioning gain, current-limit protection, and current monitoring. Sensing the current at the output offers advantages, including less noise sensitivity and the flexibility to use either a currentsense resistor or the DC resistance of the power inductor.

Using the DC resistance (R<sub>DCR</sub>) of the inductor allows higher efficiency. In this configuration, the initial tolerance and temperature coefficient of the inductor's DCR must be accounted for in the output-voltage drooperror budget and current monitor. This current-sense method uses an RC filtering network to extract the current information from the inductor (see Figure 4). The resistive divider used should provide a current-sense resistance (R<sub>CS</sub>) low enough to meet the current-limit requirements (R<sub>CS</sub>  $\times$  I<sub>OUT(MAX)</sub> < 50mV), and the time constant of the RC network should match the inductor's time constant (L/R<sub>DCR</sub>):

$$R_{CS} = \left(\frac{R2}{R1 + R2}\right) R_{DCR}$$

and:

$$R_{\text{DCR}} = \frac{L}{C_{\text{EQ}}} \left[ \frac{1}{\text{R1}} + \frac{1}{\text{R2}} \right]$$

where R<sub>CS</sub> is the required current-sense resistance, and R<sub>DCR</sub> is the inductor's series DC resistance. Use the worst-case inductance and R<sub>DCR</sub> values provided by the inductor manufacturer, adding some margin for the inductance drop over temperature and load. To minimize the current-sense error due to the current-sense inputs' bias current (I<sub>CSP</sub>), choose R1 II R2 to be less than  $2k\Omega$  and use the above equation to determine the sense capacitance (C<sub>EQ</sub>). Choose capacitors with 5% tolerance and resistors with 1% tolerance specifications. Temperature compensation is recommended for this current-sense method. See the *Voltage Positioning and Loop Compensation* section for detailed information.

When using a current-sense resistor for accurate outputvoltage positioning, the circuit requires a differential RC filter to eliminate the AC voltage step caused by the equivalent series inductance (LESL) of the current-sense resistor (see Figure 4). The ESL-induced voltage step does not affect the average current-sense voltage, but results in a significant peak current-sense voltage error that results in unwanted offsets in the regulation voltage and results in early current-limit detection. Similar to the inductor DCR sensing method, the RC filter's time constant should match the L/R time constant formed by the current-sense resistor's parasitic inductance:

$$\frac{L_{ESL}}{R_{SENSE}} = C_{EQ}R1$$

where LESL is the equivalent series inductance of the current-sense resistor, RSENSE is the current-sense resistance value,  $C_{EQ}$  and R1 are the time-constant matching components.




Figure 4. Current-Sense Methods

#### **Current Limit**

The current-limit circuit employs a "valley" current-sensing algorithm that uses a current-sense element (see Figure 4) between the current-sense inputs (CSP to CSN) to detect the inductor current. If the differential current-sense voltage exceeds the current-limit threshold, the PWM controller does not initiate a new cycle until the inductor current drops below the valley currentlimit threshold. Since only the valley current level is actively limited, the actual peak inductor current exceeds the valley current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-sense impedance, inductor value, and battery voltage. When combined with the undervoltage protection circuit, this current-limit method is effective in almost every circumstance.

The positive valley current-limit threshold voltage at CSP to CSN equals precisely 1/10 of the differential TIME to ILIM voltage over a 0.1V to 0.5V range (10mV to 50mV current-sense range). Connect ILIM directly to V<sub>CC</sub> to set the default current-limit threshold setting of 22.5mV nominal.

The negative current-limit threshold (forced-PWM mode only) is nominally -125% of the corresponding valley current-limit threshold. When the inductor current drops below the negative current limit, the controller immediately activates an on-time pulse—DL turns off, and DH turns on—allowing the inductor current to remain above the negative current threshold.

Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signals seen by the current-sense inputs (CSP, CSN).

#### Feedback

The nominal no-load output voltage (VTARGET) is defined by the VID-selected DAC voltage (see Table 2) plus the remote ground-sense adjustment (VGNDS) as defined in the following equation:

 $V_{TARGET} = V_{FB} = V_{DAC} + V_{GNDS}$ 

where V<sub>DAC</sub> is the selected VID voltage. On startup, IMVP-6.5 (CLKEN pullup to 3.3V with 1.9k $\Omega$ ) applications slew the target voltage from ground to the preset 1.1V boot voltage and GMCH (CLKEN = GND) applications slew the target voltage directly to the VID-selected DAC target.

#### Voltage-Positioning Amplifier (Steady-State Droop)

The MAX17528 includes a transconductance amplifier for adding gain to the voltage-positioning sense path. The amplifier's input is generated by the differential current-sense inputs that sense the inductor current by measuring the voltage across either current-sense resistors or the inductor's DCR. The amplifier's output connects directly to the regulator's voltage-positioned feedback input (FB), so the resistance between FB and the output-voltage sense point determines the voltagepositioning gain:

$$V_{OUT} = V_{TARGET} - R_{FB}I_{FB}$$

where the target voltage ( $V_{TARGET} = V_{FB}$ ) is defined by the selected VID code (Table 3 for IMVP6 or Table 4 for GMCH), and the FB amplifier's output current (IFB) is determined by the sum of the current-sense voltages:

$$I_{FB} = G_{m(FB)} (V_{CSP} - V_{CSN})$$

where  $G_{m(FB)}$  is typically 600µS as defined in the *Electrical Characteristics* table.

#### **Differential Remote Sense**

The MAX17528 includes differential, remote-sense inputs to eliminate the effects of voltage drops along the PCB traces and through the processor's power pins. The feedback-sense node connects to the voltage-positioning resistor (R<sub>FB</sub>). The ground-sense (GNDS) input

connects to an amplifier that adds an offset directly to the feedback voltage, effectively adjusting the output voltage to counteract the voltage drop in the ground path. Connect the voltage-positioning resistor (RFB) and ground-sense (GNDS) input directly to the processor's remote-sense outputs as shown in Figures 1 and 2.

#### Integrator Amplifier

An integrator amplifier forces the DC average of the FB voltage to equal the target voltage. This transconductance amplifier integrates the feedback voltage and provides a fine adjustment to the regulation voltage (Figure 3), allowing accurate DC output-voltage regulation regardless of the output ripple voltage. The integrator amplifier has the ability to shift the output voltage by  $\pm$ 50mV (typ). The integration time constant can be set easily with an external compensation capacitor between CCV and analog ground, with the minimum recommended CCV capacitor value determined by:

$$C_{CCV} >> G_{m(CCV)}/(16\pi \times f_{SW})$$

where  $G_{m(CCV)} = 320\mu S$  (max) is the integrator's transconductance and  $f_{SW}$  is the switching frequency set by the R<sub>TON</sub> resistance.

The MAX17528 disables the integrator by connecting the amplifier inputs together at the beginning of all downward VID transitions done in pulse-skipping mode (SKIP = high). The integrator remains disabled until 20 $\mu$ s after the transition is completed (the internal target settles) and the output is in regulation (edge detected on the error comparator).

#### DAC Inputs (D0–D6)

The digital-to-analog converter (DAC) programs the output voltage using the D0–D6 inputs. D0–D6 are low-voltage (1.0V) logic inputs designed to interface direct-ly with the CPU. Do not leave D0–D6 unconnected. Changing D0–D6 initiates a transition to a new output-voltage level. Change D0–D6 together, avoiding greater than 20ns skew between bits. Otherwise, incorrect DAC readings can cause a partial transition to the wrong voltage level followed by the intended transition to the correct voltage level, lengthening the overall transition time. The available DAC codes and resulting output voltages are compatible with the Intel IMVP-6.5/GMCH specifications (Table 2).